00

PTO/SB/08a 07-05)

Approved for use through 07/31/2006. OMB 0651-0031

U. S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE persons are required to respond to a collection of information unless it displays a valid OMB control number.

Complete: C. P. Under the Paperwork Reduction Substitute for form 1449A/PTO Application Number 10/716.561 INFORMATION DISCLOSURE Filing Date November 20, 2003 STATEMENT BY APPLICANT First Named Inventor Craig C. HANSEN, et al. Group Art Unit (use as many sheets as necessary) Examiner Name CHAN, EDDIE P Sheet of 10 Attorney Docket Number 43876-151

			U.S. PATENT I	DOCUMENTS	
Examiner Cite No.!		Document Number Number-Kind Code ² (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
۲,(۰	AA	US-4,852,098	07/25/1989	Brechard, et al.	
7	AB	US-4,875,161	10/17/1989	Lahti, et al.	
	AC	US-4,949,294	08/14/1990	Wambergue, et al.	•
	AD	US-4,953,073	08/28/1990	Moussouris, et al.	
	AE	US-4,959,779	09/25/1990	Weber, et al.	
	AF	US-5,081,698	01/14/1992	Kohn .	
	AG	US-5,113,506	05/12/1992	Moussouris, et al.	
	АН	US-5,155,816	10/13/1992	Kohn	
	ΑI	US-5,161,247	11/03/1992	Murakami, et al.	
	ΑJ	US-5,179,651	01/12/1993	Taaffe, et al.	
	AK	US-5,231,646	07/27/1993	Heath, et al.	
	AL	US-5,233,690	08/03/1993	Sherlock, et al.	
	AM	US-5,241,636	08/31/1993	Kohn	
	AN	US-5,280,598	01/18/1994	Osaki, et al.	
	AO	US-5,487,024	01/23/1996	Girardeau, Jr.	
	AP	US-5,515,520	05/07/1996	Hatta, et al.	
	AQ	US-5,533,185	07/02/1996	Lentz, et al.	
	AR	US-5,590,365	12/31/1996	Ide, et al.	
66	AS	US-5,600,814	02/04/1997	Gahan, et al.	

		FORE	IGN PATENT DO	CUMENTS		\Box
Examiner	Cite	Foreign Patent Document				Τę
Initials*	No.'	Country Code ³ Number ⁴ Kind Code ⁵ (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where RelevantPassages or Relevant Figures Appear	
(1)	ΑТ	WO 93/11500				

Examiner Signature	Elli	ent		Date Considered	3/	3,	106	
-----------------------	------	-----	--	--------------------	----	----	-----	--

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. *EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. I Applicant's unique citation designation number (optional). 2 See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. 3 Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 4 For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. 5 Kind of document by the appropriate symbols as indicated on the document under WIPO Standard St.16 if possible. 6 Applicant is to place a check mark here if English language translation is attached. The collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2 Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

				Complete if Known		
Substitute fo	Substitute for form 1449B/PTO			Application Number	10/716,561	
IN	FORMAT	ION DISC	LOSURE	Filing Date	November 20, 2003	
	STATEMENT BY APPLICANT			First Named Inventor	Craig C. HANSEN, et al.	
				Group Art Unit	2183	
	(use as many sheets as necessary)			Examiner Name	CHAN, EDDIE P	
Sheet	2	of	10	Attorney Docket Number	43876-151	

		OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate) title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), publisher, city and/or country where published.	T ²
٤.(٠	AU	IEEE Draft Standard for "Scalable Coherent Interface-Low-Voltage Differential Signal Specifications and Packet Encoding", IEEE Standards Department, P1596.3/D0.15 (Mar. 1992) (50006DOC018530 - 563)	
	ΑV	IEEE Draft Standard for "High-Bandwidth Memory Interface Based on SCI Signaling Technology (RamLink)," IEEE Standards Department, Draft 1.25 IEEE P1596.4-199X (May 1995) (50006DOC018413 – 529)	
	AW	Gerry Kane et al., "MIPS RISC Architecture," Prentice Hall (1995) (50006DOC018576 -848)	
	AX	IBM, "The PowerPC Architecture: A Specification For A New Family of RISC Processors," 2nd Ed., Morgan Kaufmann Publishers, Inc., (1994) (50006DOC019229 – 767)	
	AY	Hewlett-Packard Co., "PA-RISC 1.1 Architecture and Instruction Set," Manual Part No. 09740-90039, (1990) (50006DOC018849 – 19228)	
	AZ	MIPS Computer Systems, Inc., "MIPS R4000 User's Manual," Mfg. Part No. M8-00040, (1990) (50006DOC017026 – 621)	
	BA	i860™ Microprocessor Architecture, Neal Margulis, Foreword by Les Kohn	
	BB	Gove, "The MVP: A Highly-Integrated Video Compression Chip," IEEE Data Compression Conference, pp. 215-24 (March 1994) (51056DOC000891 – 900)	
	ВС	Gove, "The Multimedia Video Processor (MVP): A Chip Architecture for Advanced DSP Applications," IEEE DSP Workshop, pp. 27-30 (October 2-5, 1994) (51056DOC015452 – 455)	
	BD	Guttag et al., "A Single-Chip Multiprocessor for Multimedia: The MVP," IEEE Computer Graphics & Applications, pp. 53-64 (November 1992) (51056DOC000913 – 924)	
	BE	Lee et al., "MediaStation 5000: Integrating Video and Audio," IEEE Multimedia pp. 50-61 (Summer 1994) (51056DOC000901 – 912)	
	BF	TMS320C80 (MVP) Parallel Processor User's Guide, Texas Instruments (March 1995) (51056DOC003744 – 4437)	
	BG	TMS320C80 (MVP) Master Processor User's Guide, Texas Instruments (March 1995) (51056DOC000925 – 957)	Γ.
	BH	Bass et al., "The PA 7100LC Microprocessor: A Case Study of IC Design Decisions in a Competitive Environment," Hewlett-Packard Journal, Vol. 46, No. 2, pp. 12-22 (April 1995) (51056DOC059283 – 289)	
	BI	Bowers et al., "Development of a Low-Cost, High Performance, Multiuser Business Server System," Hewlett-Packard Journal, Vol. 46, No. 2, p. 79 (April 1995) (51056DOC059277 – 282)	
	BJ	Gwennap, "New PA-RISC Processor Decodes MPEG Video: Hewlett-Packard's PA-7100LC Uses New Instructions to Eliminate Decoder Chip," Microprocessor Report, pp. 16-17 (January 24, 1994) (51056DOC002140 – 141)	
	BK	Gwennap, "Digital MIPS Add Multimedia Extensions," Microdesign Resources, pp. 24-28 (November 18, 1996) (51056DOC003454 – 459)	
	BL	Kurpanek et al., "PA7200: A PA-RISC Processor with Integrated High Performance MP Bus Interface," IEEE COMPCON '94, pp. 375-82 (February 28- March 4, 1994) (51056DOC002149 – 156)	
	ВМ	Lee et al., "Pathlength Reduction Features in the PA-RISC Architecture," IEEE COMPCON, pp. 129-35 (February 24-28, 1992) (51056DOC068161 – 167)	
4(.	BN	Lee et al., "Real-Time Software MPEG Video Decoder on Multimedia-Enhanced PA 7100LC Processors," Hewlett-Packard Journal, Vol. 46, No. 2, pp. 60-68 (April 1995) (51056DOC013549 – 557)	

Examiner	l. P	Dated 9 /2 /0/	
Signature	un ve	Considered 3 / 3 / 06	

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

^{*}EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not *EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation it not in conformance and not considered, Include copy of this form with next communication to applicant. Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form call 1.800-PTO-9199 and select option 2

PTO/SB/08a 07-05)
Approved for use through 07/31/2006. OMB 0651-0031
U. S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE of information unless it displays a valid OMB control annexes.

Substitu	te for form 1449A/PTO				Complete if Known
TAITE	ODMATIO	N DICA	or Octime	Application Number	10/716 561
	ORMATIO			Filing Date	November 20, 2003
STA	TEMENT B	Y APF	PLICANT	First Named Inventor	Craig C. HANSEN, et al.
				Group Art Unit	2183
(use as i	se as many sheets as necessary)			Examiner Name	CHAN, EDDIE P
Sheet	3	of	10	Attorney Docket Number	43876-151

				U.S. PATENT I	DOCUMENTS	
Examiner Cite Initials* No.1		Cite No.1	Document Number Number-Kind Code ² (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
{	<u>(·</u>	во	US-5,636,351	06/03/1997	Lee	
1		ВР	US-5,721,892	02/24/1998	Peleg, et al.	
		BQ	US-5,734,874	03/31/1998	Van Hook, et al.	•
		BR	US-5,758,176	05/26/1998	Agarwal, et al.	
		BS	US-5,768,546	06/16/1998	Kwon	
		вт	US-5,887,183	03/23/1999	Agarwal, et al.	
		BU	US-5,996,057	11/30/1999	Scales III, et al.	_
		в٧	US-6,425,073	07/23/2002	Roussel, et al.	
€.	(۲	BW	US-6,516,406	02/04/2003	Peleg, et al.	

		Į.			ì	

		FO	REIGN PATENT DO	CUMENTS		
Examiner Cite	Foreign Patent Document				76	
Initials*	No.	Country Code ³ Number ⁴ Kind Code ³ (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where RelevantPassages or Relevant Figures Appear	
	╁					\vdash
	†					

Examiner Signature	Eni	ab	Date Considered	3	/3	106	

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional). 2 See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. 3 Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 4 For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. 5 kind of document by the appropriate symbols as indicated on the document under WIPO Standard St.16 if possible. 6 Applicant is to place a check mark here if English language translation is attached. The collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

Approved for use through 07/31/2006. OMB 0651-0032 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

				Complete if Known			
Substitute 1	Substitute for form 1449B/PTO			Application Number	10/716,561		
IN	FORMATION	DISC	LOSURE	Filing Date	November 20, 2003		
ST	STATEMENT BY APPLICANT		LICANT	First Named Inventor	Craig C. HANSEN, et al.		
				Group Art Unit	2183		
	(use as many sheets as necessary)			Examiner Name	CHAN, EDDIE P		
Sheet	4	of	10	Attorney Docket Number	43876-151		

		OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate) title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), publisher, city and/or country where published.	T²
{(.	BX	Lee, "Realtime MPEG Video via Software Decompression on a PA-RISC Processor," IEEE, pp. 186-92 (1995) (51056DOC007345 – 351)	
	BY	Martin, "An Integrated Graphics Accelerator for a Low-Cost Multimedia Workstation," Hewlett-Packard Journal, Vol. 46, No. 2, pp. 43-50 (April 1995) (51056DOC072083 – 090)	
	BZ	Undy et al., "A Low-Cost Graphics and Multimedia Workstation Chip Set," IEEE Micro, pp. 10-22 (April 1994) (51056DOC002578 – 590)	
	CA	HP 9000 Series 700 Workstations Technical Reference Manual: Model 712, Hewlett-Packard (January 1994) (51056DOC068048 – 141)	
	СВ	PA-RISC 1.1 Architecture and Instruction Set Reference Manual, Third Edition, Hewlett-Packard (February 1994) (51056DOC002157 – 176)	
	CC	Ang, "StarT Next Generation: Integrating Global Caches and Dataflow Architecture," Proceedings of the ISCA 1992 Dataflow Workshop (1992) (51056DOC071743 - 776)	
	CD	Beckerle, "Overview of the StarT (*T) Multithreaded Computer," IEEE COMPCON '93, pp. 148-56 (February 22-26, 1993) (51056DOC002511 - 519)	
	CE	Diefendorff et al., "The Motorola 88110 Superscalar RISC Microprocessor," IEEE pp. 157-62 (1992) (51056DOC008746 – 751)	T
	CF	Gipper, "Designing Systems for Flexibility, Functionality, and Performance with the 88110 Symmetric Superscalar Microprocessor," IEEE (1992) (51056DOC008758 – 763)	T
	CG	Nikhil et al., "*T: A Multithreaded Massively Parallel Architecture," Computation Structures Group Memo 325-2, Laboratory for Computer Science, Massachusetts Institute of Technology (March 5, 1992) (51056DOC002464 – 476)	
	СН	Papadopoulos et al., "*T: Integrated Building Blocks for Parallel Computing," ACM, pp. 624-35 (1993) (51056DOC007278 - 289)	T
	CI	Patterson, "Motorola Announces First High Performance Single Board Computer Using Superscalar Chip," Motorola Computer Group (Sept. 1992) (51056DOC069260 – 262)	Γ
$\neg \neg$	Cl	M. Phillip, "Performance Issues for 88110 RISC Microprocessor," IEEE, 1992 (51056DOC008752 - 757)	\top
\neg	CK	M. Smotherman et al., "Instruction Scheduling for the Motorola 88110," IEEE, 1993 (51056DOC008784 - 789)	T
	CL	R. Mueller, "The MC88110 Instruction Sequencer," Northcon, 1992 (51056DOC009735 - 738)	╁┈
	CM	J. Arends, "88110: Memory System and Bus Interface," Northcon, 1992 (51056DOC009739 - 742)	T
	CN	K. Pepe, "The MC88110's High Performance Load/Store Unit," Northcon, 1992 (51056DOC009743 - 747)	t
1	CO	J. Maguire, "MC88110: Datpath," Northcon, 1992 (51056DOC010059 - 063)	۲
1	СР	Abel et al., "Extensions to FORTRAN for Array Processing," ILLIAC IV Document No. 235, Department of Computer Science, University of Illinois at Urbana-Champaign (September 1, 1970) (51056DOC001630 – 646)	T
	CQ	Barnes et al., "The ILLIAC IV Computer," IEEE Transactions on Computers, Vol. C-17, No. 8, pp. 746-57 (August 1968) (51056DOC012650 – 661)	T
	CR	Knapp et al., "Bulk Storage Applications in the ILLIAC IV System," ILLIAC IV Document No. 250, Center for Advanced Computation, University of Illinois at Urbana-Champaign (August 3, 1971) (51056DOC001647 – 656)	T
	CS	Awaga et al., "The µVP 64-bit Vector Coprocessor: A New Implementation of High-Performance Numerical Computation," IEEE Micro, Vol. 13, No. 5, pp. 24-36 (October 1993) (51056DOC011921 – 934)	T
[(.	СТ	Takahashi et al., "A 289 MFLOPS Single Chip Vector Processing Unit," The Institute of Electronics, Information, and Communication Engineers Technical Research Report, pp. 17-22 (May 28, 1992) (51056DOC009798 – 812)	

Examiner Signature Eui al	Dated Considered	3/3	106
---------------------------	---------------------	-----	-----

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not restantives: initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation it not in conformance and not considered. Include copy of this form with next communication to applicant. I Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2 Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute f	or form	Substitute for form 1449B/PTO Complete if Known				
Substitute for form 1447D/F 10			Application Number	10/716,561		
IN	FOR	MATION DISCLOSURE	Filing Date	November 20, 2003		
ST	ATE	MENT'BY APPLICANT	First Named Inventor	Craig C. HANSEN, et al.		
			Group Art Unit	2183		
(use as many sheets as necessary)			Examiner Name	CHAN, EDDIE P	-	
Sheet	5	of 10	Attorney Docket Number	43876-151		
		OTHER PRIOR ART NON PAT	TENT LITERATURE DOC	UMENTS		
		Include name of the author (in CAPITAL	-LETTERS), title of the article (when	appropriate) title of the	Γ	
Examiner Initials*	Cite No.1	item (book, magazine, journal, serial, sym	posium, catalog, etc), date, page(s), v y and/or country where published.	olume-issued number(s),	T2	
11	CU	Uchiyama et al., "The Gmicro/500 Superscalar N		fers," IEEE Micro (October	Ė	
4	~	1993) (51056DOC000185 – 194)			L	
1	CV	Broughton et al., "The S-1 Project: Top-End Cor 1985) (51056DOC057368 - 607)	mputer Systems for National Sec	urity Applications," (October 24,		
	CW	Farmwald et al., "Signal Processing Aspects of t Processing (1980) (51056DOC072280 - 291)	he S-I Multiprocessor Project," S	SPIE Vol. 241, Real-Time Signal		
	CX	Farmwald, "High Bandwidth Evaluation of Elem		dings, 5th Symposium on		
\rightarrow	CY	Computer Arithmetic (1981) (51056DOC071029				
	CY	Gilbert, "An Investigation of the Partitioning of Algorithms Across an MIMD Computing System," (February 1980) (51056DOC072244 - 279)				
	CZ	Widdoes, "The S-1 Project: Developing High-Performance Digital Computers," IEEE Computer Society				
	D.4	COMPCON Spring 1980 (December 11, 1979) (
	DA DB	Cornell, S-1 Uniprocessor Architecture SMA-4 (The S-1 Project, January 1985, S-1 Technical Sta			ļ,	
-	DC	S-I Architecture and Assembler SMA-4 Manual		Varion) (51056D) (057609		
1	DC	918)				
	DD	Michielse, "Performing the Convex Exemplar Se				
-+	DE	First Intl Workshop, PARA '94, pp. 375-82 (Jun- Wadleigh et al., "High Performance FFT Algorit				
\		on Supercomputing, Washington, D.C. (Novemb	per 1994) (51056DOC068618)	reompater, roster, Comerciae		
	DF	C4 Technical Overview (September 23, 1993) (5	1056DOC017111 - 157)			
	DG	Saturn Assembly Level Performance Tuning Gui	ide (January 1, 1994) (51056DO	C017369 - 376)		
	DH	Saturn Differences from C Series (February 6, 19	994) (51056DOC017150 - 157)			
	DI	"Convex Adds GaAs System," Electronic News				
	DJ	Convex Architecture Reference Manual, Sixth E				
	DK	Convex Assembly Language Reference Manual,				
	DL	Convex Data Sheet C4/XA Systems, Convex Co		059235 - 236)		
	DM	Saturn Overview (November 12, 1993) (51056D				
	DN	Convex Notebook containing various "Machine				
	DO	"Convex C4/XA Offer 1 GFLOPS from GaAs U (51056DOC019383)	niprocessor," Computergram Into	ernational, June 15, 1994		
	DP	Excerpt from Convex C4600 Assembly Languag	e Manual, 1995 (51056DOC0614	441 – 443)		
\prod	DQ	Excerpt from "Advanced Computer Architecture: C4/XA System" (51056DOC061453 - 459)				
	DR	Convex C4600 Assembly Language Manual, Firs	st Edition, May 1995 (51056DOC	C064728 – 5299)		
٤.(.	DS	Alvarez et al., "A 450MHz PowerPC Microproce ISSCC (February 1999) (51056DOC071393 - 39		Set and Copper Interconnect,"		

Examiner	e.11 -	Dated	7/2	//
Signature	Tui Or	Considered	5/3	106

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. I Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary) Sheet 6 of 10 Attorney Docket Number 6 of 10 Attorney Docket Number Cite (LHANSEN et al. Examiner Name Cite (Line Date Computer Signal	Complete if Known			
STATEMENT BY APPLICANT (use as many sheets as necessary) Sheet 6 of 10 Attorney Docket Number 20. 2003. CTAIR. C. HANNEN. et al. Groun Art Unit 2.183 Examiner Name CHAN. EDDIE P Attorney Docket Number 43876-151 OTHER PRIOR ART — NON PATENT LITERATURE DOCUMENTS Include name of the author (in CARTAL LETTERS), tills of the anticle (when appropriate) till of the immediate include in the control of the immediate include in the control of the immediate include in the control of the immediate include in the immediate include in the immediate include in the immediate include in the immediate ino				
STATEMENT BY APPLICANT (use as many sheets as necessary) Sheet				
Croup Art Unit 2183 Examiner Name CHAN. EDDIE P				
Examiner Name CHAN_EDDIE P				
Sheet 6 of 10 Attorney Docket Number 43876-151 OTHER PRIOR ART — NON PATENT LITERATURE DOCUMENTS Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate) title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), publisher, city and/or country where publisher (s) publisher, city and/or country where publisher (s) publisher, city and/or country where publisher (s) publisher (s) (51050CO071037 - 042) DV Alkins, "Performance and the i860 Miscroprocessor," IEEE Micro, pp. 24-27, 72-78 (October 1991) S1550CO070655 - 669) DW Grimes et al., "A New Processor with 3-D Graphics Capabilities," NCGA '89 Conference Proceedings Vol. 1, pp. 275-84 (April 17-20, 1899) (51550CO07011 - 171) DX Grimes et al., "The Intel i860 64-Bit Processor." A General-Purpose CPU with 3D Graphics Capabilities," IEEE Computer Graphics & Applications, pp. 83-94 (July 1989) (51550CO07010 - 704) DZ Kohn et al., "A 1,000,000 Transistor Microprocessor," 15, 1989) (51056DCC072091 - 094) EA (April 11-13, 1989) (51155DCC070672 - 678) EA (Sohn et al., "The Site Ottal Papers, pp. 54-55, 290 (February 15, 1989) (51056DCC072091 - 094) EA (Sohn et al., "The Site Ottal Papers, pp. 54-55, 290 (February 15, 1989) (51056DCC070697) (7052) (
OTHER PRIOR ART — NON PATENT LITERATURE DOCUMENTS Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate) title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), publisher, city and/or country where publisher, city and/or country and				
Examiner Cite initials* Cite (No.) Cite (Initials*) Cite				
Examinar Cite item (took, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), Initialis* No. published. published. published.				
Initials* No.¹ DT Tyler et al., "AltiVec™ Bringing Vector Technology to the PowerPC™ Processor Family," IEEE (February 1999) (51056DCC071035 - 042) DU AltiVec™ Technology Programming Environments Manual (1998) (51056DCC071043 - 392) DV Altins, "Performance and the i860 Microprocessor," IEEE Micro, pp. 24-27, 72-78 (October 1991) (5156DCC070655 - 666) DW Grimes et al., "A New Processor with 3-D Graphics Capabilities," NCGA '89 Conference Proceedings Vol. 1, pp. 275-84 (April 17-20, 1989) (5156DCC070711 - 717) DX Grimes et al., "The Intel i860 64-Bit Processor: A General-Purpose CPU with 3D Graphics Capabilities," IEEE Computer Graphics & Applications, pp. 8-594 (July 1989) (5156DCC070701 - 710) DY Kohn et al., "A 1,000,000 Transistor Microprocessor," 1989 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 34-55, 290 (february 15, 1989) (51050DCC072091 - 094) EA Kohn et al., "A New Microprocessor with Vector Processing Capabilities," Electror/89 Conference Record, pp. 1-6 (April 11-13, 1989) (5156DCC070672 - 678) EA Kohn et al., "Introducing the Intel i860 64-Bit Microprocessor," IEEE Micro, pp. 15-30 (August 1989) (5156DCC070627 - 642) EB Kohn et al., "The i860 64-Bit Supercomputing Microprocessor," AMC, pp. 450-56 (1989) (51056DCC000330 - 336) EC Margulis, "i860 Microprocessor Architecture," Intel Corporation (1990) (51056DCC0066610 - 7265 and 5156DCC059971 - 70626) ED Mittal et al., "MMM Technology Architecture Overview," Intel Technology Journal Q3 '97, pp. 1-12 (1997) (5156DCC070689 - 700) EE Patel et al., "Architectural Features of the i860 - Microprocessor," IEEE, pp. 380-84 (1989) (5156DCC070689 - 700) EE Rhodchamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-84 (1989) (5156DCC070689 - 644) EG Perry, "Intel' Secret is Out," IEEE Spectrum, pp. 22-28 (April 1989) (51056DCC070648 - 654) EH Site tal., "An 80 MFLOPS Floating-Point Engine in the Intel i860 Processor," IEEE, pp. 374-79 (1989) (51056DCC070648 - 654) EN N15 Micropro	Т			
Tyler et al., "AltiVec™: Bringing Vector Technology to the PowerPC™ Processor Family," IEEE (February 1999) (1056DOC071035 - 042) DU AltiVec™ Technology Programming Environments Manual (1998) (51056DOC071043 - 392) DV Atkins, "Performance and the i860 Microprocessor," IEEE Micro, pp. 24-27, 72-78 (October 1991) (5155DOC070555 - 666) DW Grimes et al., "A New Processor with 3-D Graphics Capabilities," NCGA '89 Conference Proceedings Vol. 1, pp. 275-84 (April 17-20, 1989) (5156DOC070711 - 717) DX Grimes et al., "The Intel 1860 44-Bit Processor: A General-Purpose CPU with 3D Graphics Capabilities," IEEE Computer Graphics & Applications, pp. 85-94 (July 1989) (5156DOC070701 - 710) DY Kohn et al., "A 1,000,000 Transistor Microprocessor," 1989 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 54-55, 290 (February 15, 1989) (51056DOC070701 - 094) Kohn et al., "A New Microprocessor with Vector Processing Capabilities," Electro/89 Conference Record, pp. 1-6 (April 11-13, 1989) (5156DOC070627 - 642) EA Kohn et al., "Introducing the Intel i860 64-Bit Microprocessor," IEEE Micro, pp. 15-30 (August 1989) (5156DOC070627 - 642) EB Kohn et al., "The i860 64-Bit Supercomputing Microprocessor," AMC, pp. 450-56 (1989) (51056DOC00330 - 336) EC Margulis, "i860 Microprocessor Architecture." Intel Corporation (1990) (51056DOC066610 - 7265 and 5156DOC070689 - 700) EE Patel et al., "Auth Environmental Paters of the i860 - Microprocessor RISC Core and On-Chip Caches," IEEE, pp. 385-90 (1989) (5156DOC070649 - 700) EE Patel et al., "Ank 80 MFLOPS Floating-Point Engine in the Intel i860 Microprocessor," IEEE, pp. 380-84 (1989) (5156DOC070643 - 647) (5156DOC07064				
Si 1056DCO71035 - 042) DU AltiVec™ Technology Programming Environments Manual (1998) (51056DCC071043 - 392) DV Alkins, "Performance and the 1860 Microprocessor," IEEE Micro, pp. 24-27, 72-78 (October 1991) (5156DCC070655 - 666) DW Grimes et al., "A New Processor with 3-D Graphics Capabilities," NCGA '89 Conference Proceedings Vol. 1, pp. 275-84 (April 17-20, 1989) (5156DCC070711 - 717) DX Grimes et al., "The Intel 1860 64-Bit Processor. A General-Purpose CPU with 3D Graphics Capabilities," IEEE Computer Graphics & Applications, pp. 85-94 (July 1989) (5156DCC070701 - 710) DY Kohn et al., "A 1,000,000 Transistor Microprocessor." 1989 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 54-55, 290 (February 15., 1989) (51050DCC0770071 - 094) DZ Kohn et al., "A New Microprocessor with Vector Processing Capabilities," Electro/89 Conference Record, pp. 1-6 (April 11-13, 1989) (3156DCC0770672 - 678) EAA Kohn et al., "Introducing the Intel 1860 64-Bit Microprocessor," IEEE Micro, pp. 15-30 (August 1989) (5156DCC070627 - 642) EB Kohn et al., "The 1860 64-Bit Supercomputing Microprocessor," AMC, pp. 450-56 (1989) (51056DCC000330 - 336) EC Margulis, "1860 Microprocessor Architecture," Intel Corporation (1990) (51056DCC066610 - 7265 and 5156DCC070697 - 700) ED Mittal et al., "MMX Technology Architecture Overview," Intel Technology Journal Q3 '97, pp. 1-12 (1997) (5156DCC070689 - 700) EE Patel et al., "Architectural Features of the 1860 - Microprocessor," IEEE, pp. 380-84 (1989) (5156DCC070679 - 684) EF Rhodehamel, "The Bus Interface and Paging Units of the 1860 Microprocessor," IEEE, pp. 380-84 (1989) (5156DCC070643 - 647)				
DV Alkins, "Performance and the i860 Microprocessor," IEEE Micro, pp. 24-27, 72-78 (October 1991) (S156DCC070655 - 666) DW Grimes et al., "A New Processor with 3-D Graphics Capabilities," NCGA '89 Conference Proceedings Vol. 1, pp. 275-84 (April 17-20, 1989) (5156DCC070711 - 717) DX Grimes et al., "The Intel i860 64-Bit Processor: A General-Purpose CPU with 3D Graphics Capabilities," IEEE Computer Graphics & Applications, pp. 83-94 (July 1989) (5156DCC070701 - 710) EX Kohn et al., "A 1,000,000 Transistor Microprocessor," 1989 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 34-52, 290 (February 15, 1989) (31056DCC07091) - 094) DZ Kohn et al., "A New Microprocessor with Vector Processing Capabilities," Electro/89 Conference Record, pp. 1-6 (April 11-13, 1989) (5156DCC070672 - 678) EA Kohn et al., "Introducing the Intel i860 64-Bit Microprocessor," IEEE Micro, pp. 15-30 (August 1989) (5156DCC070627 - 642) EB Kohn et al., "The i860 64-Bit Supercomputing Microprocessor," AMC, pp. 450-56 (1989) (51056DCC0063030 - 336) EC Margulis, "i860 Microprocessor Architecture," Intel Corporation (1990) (51056DCC066610 - 7265 and 5156DCC069971 - 70626) ED Mittal et al., "MMX Technology Architecture Overview," Intel Technology Journal Q3 '97, pp. 1-12 (1997) (5156DCC070689 - 700) EE Patel et al., "Architectural Features of the i860 - Microprocessor RISC Core and On-Chip Caches," IEEE, pp. 385-90 (1989) (5156DCC0706479 - 684) EF Rodehamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-84 (1989) (5156DCC070649 - 647)	'			
(\$156DCC070655 - 666) DW Grimes et al., "A New Processor with 3-D Graphics Capabilities," NCGA '89 Conference Proceedings Vol. 1, pp. 275-84 (April 17-20, 1989) (\$156DCC070711 - 717) DX Grimes et al., "The Intel i860 64-Bit Processor: A General-Purpose CPU with 3D Graphics Capabilities," IEEE Computer Graphics & Applications, pp. 83-94 (July 1989) (\$156DCC070701 - 710) DY Kohn et al., "A 1,000,000 Transistor Microprocessor," 1989 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 54-55, 290 (February 15, 1989) (\$1056DCC072091 - 094) DZ Kohn et al., "A New Microprocessor with Vector Processing Capabilities," Electro/89 Conference Record, pp. 1-6 (April 11-13, 1989) (\$1156DCC070672 - 678) EA Kohn et al., "Introducing the Intel i860 64-Bit Microprocessor," IEEE Micro, pp. 15-30 (August 1989) (\$156DCC070627 - 642) EB Kohn et al., "The i860 64-Bit Supercomputing Microprocessor," AMC, pp. 450-56 (1989) (\$1056DCC000330 - 336) EC Margulis, "i860 Microprocessor Architecture," Intel Corporation (1990) (\$1056DCC066610 - 7265 and \$156DCC069971 - 70626) ED Mittal et al., "MMX Technology Architecture Overview," Intel Technology Journal Q3 '97, pp. 1-12 (1997) (\$156DCC070689 - 700) EE Patel et al., "Architectural Features of the i860 - Microprocessor RISC Core and On-Chip Caches," IEEE, pp. 385-90 (1989) (\$156DCC070649 - 684) EF Rhodehamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-84 (1989) (\$1056DCC070645 - 647) \cdots - (\$156DCC070645 - 647) \cdots - (\$156DCC	ヿ			
DW Grimes et al., "A New Processor with 3-D Graphics Capabilities," NCGA '89 Conference Proceedings Vol. 1, pp. 275-84 (April 17-20, 1989) (51156DCC070711 - 717) DX Grimes et al., "The Itel 1860 64-Bit Processor: A General-Purpose CPU with 3D Graphics Capabilities," IEEE Computer Graphics & Applications, pp. 83-94 (July 1989) (5156DCC070701 - 710) DY Kohn et al., "A 1,000,000 Transistor Microprocessor," 1989 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 54-55, 290 (February 15, 1989) (51056DCC072091 - 094) DZ Kohn et al., "A New Microprocessor with Vector Processing Capabilities," Electro/89 Conference Record, pp. 1-6 (April 11-13, 1989) (5156DCC070672 - 678) EA Kohn et al., "The 1860 64-Bit Supercomputing Microprocessor," IEEE Micro, pp. 15-30 (August 1989) (5156DCC070627 - 642) EB Kohn et al., "The i860 64-Bit Supercomputing Microprocessor," AMC, pp. 450-56 (1989) (51056DCC000330 - 336) EC Margulis, "i860 Microprocessor Architecture," Intel Corporation (1990) (51056DCC066610 - 7265 and 5156DCC070689 - 700) EE April 11-13, 1989) (5156DCC070679 - 684) EB Mittal et al., "MMX Technology Architecture Overview," Intel Technology Journal Q3 '97, pp. 1-12 (1997) (516DCC070689 - 700) EE Patel et al., "Architectural Features of the i860 – Microprocessor RISC Core and On-Chip Caches," IEEE, pp. 385-90 (1989) (5156DCC070649 - 684) EF Rhodehamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-84 (1989) (5156DCC070643 - 647)	T			
275-84 (April 17-20, 1989) (5156DOC070711 - 717) DX Grimes et al., "The Intel i860 64-Bit Processor: A General-Purpose CPU with 3D Graphics Capabilities," IEEE Computer Graphics & Applications, pp. 83-94 (July 1989) (5156DOC070701 - 710) DY Kohn et al., "A 1,000,000 Transistor Microprocessor," 1989 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 54-55, 290 (February 15, 1989) (51056DOC072091 - 094) DZ Kohn et al., "A New Microprocessor with Vector Processing Capabilities," Electrov89 Conference Record, pp. 1-6 (April 11-13, 1989) (5156DOC070672 - 678) EA Kohn et al., "Introducing the Intel i860 64-Bit Microprocessor," IEEE Micro, pp. 15-30 (August 1989) (5156DOC070627 - 642) EB Kohn et al., "The i860 64-Bit Supercomputing Microprocessor," AMC, pp. 450-56 (1989) (51056DOC00330 - 336) EC Margulis, "i860 Microprocessor Architecture," Intel Corporation (1990) (51056DOC066610 - 7265 and 5156DOC070689) - 70626) ED Mittal et al., "MMX Technology Architecture Overview," Intel Technology Journal Q3 '97, pp. 1-12 (1997) (5156DOC070689 - 700) EE Patel et al., "Architectural Features of the i860 - Microprocessor RISC Core and On-Chip Caches," IEEE, pp. 385-90 (1989) (5156DOC070679 - 684) EF Rhodehamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-84 (1989) (5156DOC070643 - 647) - (5156DO	_			
Computer Graphics & Applications, pp. 85-94 (July 1989) (\$156DOC070701 - 710) DY Kohn et al., "A 1,000,000 Transistor Microprocessor," 1989 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 54-55, 290 (February 15, 1989) (\$1056DOC072091 - 094) DZ Kohn et al., "A New Microprocessor with Vector Processing Capabilities," Electro/89 Conference Record, pp. 1-6 (April 11-13, 1989) (\$156DOC07672 - 678) EA Kohn et al., "Introducing the Intel i860 64-Bit Microprocessor," IEEE Micro, pp. 15-30 (August 1989) (\$156DOC070627 - 642) EB Kohn et al., "The i860 64-Bit Supercomputing Microprocessor," AMC, pp. 450-56 (1989) (\$1056DOC000330 - 336) EC Margulis, "i860 Microprocessor Architecture," Intel Corporation (1990) (\$1056DOC066610 - 7265 and \$156DOC069971 - 70626) ED Mittal et al., "MMX Technology Architecture Overview," Intel Technology Journal Q3 '97, pp. 1-12 (1997) (\$156DOC070689 - 700) EE Patel et al., "Architectural Features of the i860 - Microprocessor RISC Core and On-Chip Caches," IEEE, pp. 385-90 (1989) (5156DOC070679 - 684) EF Rhodehamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-84 (1989) (15150DOC070643 - 647) (5156DOC070643 - 647) (5156DOC070643 - 647) EG Perry, "Intel's Secret is Out," IEEE Spectrum, pp. 22-28 (April 1989) (5156DOC070648 - 654) EH Sit et al., "An 80 MFLOPS Floating-Point Engine in the Intel i860 Processor," IEEE, pp. 374-79 (1989) (51056DOC072095 - 101) EI I860 XP Microprocessor Data Book, Intel Corporation (May 1991) (51056DOC07266 - 427) EJ Paragon User's Guide, Intel Corporation (October 1993) (51056DOC007266 - 427) EJ Paragon User's Guide, Intel Corporation (October 1993) (51056DOC007266 - 427) EM N15 External Architecture Specification, dated October 17, 1990 (51056DOC017211 - 551) EM N15 External Architecture Specification, dated December 21, 1990 (50781DOC000142 - 441) EO N15 Product Implementation Plan, dated December 21, 1990 (50781DOC001440 - 441) EO N15 Product Implementati				
DY Kohn et al., "A 1,000,000 Transistor Microprocessor," 1989 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 34-55, 290 (February 15, 1989) (51056DOC07201) – 094) DZ Kohn et al., "A New Microprocessor with Vector Processing Capabilities," Electro/89 Conference Record, pp. 1-6 (April 11-13, 1989) (5156DOC070672 – 678) EA Kohn et al., "Introducing the Intel i860 64-Bit Microprocessor," IEEE Micro, pp. 15-30 (August 1989) (5155DOC070627 – 642) EB Kohn et al., "The i860 64-Bit Supercomputing Microprocessor," AMC, pp. 450-56 (1989) (51056DOC000330 – 336) EC Margulis, "i860 Microprocessor Architecture," Intel Corporation (1990) (51056DOC066610 – 7265 and 5156DOC069971 – 70626) ED Mittal et al., "MMX Technology Architecture Overview," Intel Technology Journal Q3 '97, pp. 1-12 (1997) (5156DOC070689 – 700) EE Patel et al., "Architectural Features of the i860 – Microprocessor RISC Core and On-Chip Caches," IEEE, pp. 385-90 (1989) (5156DOC070649 – 684) EF Rhodehamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-84 (1989) (5156DOC070643 – 647) · · · · · · · · · · · · · · · · · · ·				
Digest of Technical Papers, pp. 54-55, 290 (February 15, 1989) (51056DOC072091 – 094) DZ Kohn et al., "A New Microprocessor with Vector Processing Capabilities," Electro/89 Conference Record, pp. 1-6 (April 11-13, 1989) (5156DOC070672 – 678) EA Kohn et al., "Introducing the Intel i860 64-Bit Microprocessor," IEEE Micro, pp. 15-30 (August 1989) (5156DOC070627 – 642) EB Kohn et al., "The i860 64-Bit Supercomputing Microprocessor," AMC, pp. 450-56 (1989) (51056DOC000330 – 336) EC Margulis, "i860 Microprocessor Architecture," Intel Corporation (1990) (51056DOC066610 – 7265 and 5156DOC070689 – 700) ED Mittal et al., "MMX Technology Architecture Overview," Intel Technology Journal Q3 '97, pp. 1-12 (1997) (5156DOC070689 – 700) EE Patel et al., "Architectural Features of the i860 – Microprocessor RISC Core and On-Chip Caches," IEEE, pp. 385-90 (1989) (5156DOC070679 – 684) EF Rhodehamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-84 (1989) (5156DOC070643 – 647)				
DZ Kohn et al., "A New Microprocessor with Vector Processing Capabilities," Electro/89 Conference Record, pp. 1-6 (April 11-13, 1989) (5156DOC070672 – 678) EA Kohn et al., "Introducing the Intel i860 64-Bit Microprocessor," IEEE Micro, pp. 15-30 (August 1989) (5156DOC070627 – 642) EB Kohn et al., "The i860 64-Bit Supercomputing Microprocessor," AMC, pp. 450-56 (1989) (51056DOC000330 – 336) EC Margulis, "i860 Microprocessor Architecture," Intel Corporation (1990) (51056DOC066610 – 7265 and 5156DOC069971 – 70626) ED Mittal et al., "MMX Technology Architecture Overview," Intel Technology Journal Q3 '97, pp. 1-12 (1997) (5156DOC070689 – 700) EE Patel et al., "Architectural Features of the i860 – Microprocessor RISC Core and On-Chip Caches," IEEE, pp. 385-90 (1989) (5156DOC070679 – 684) EF Rhodehamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-84 (1989) (5156DOC070643 – 647) – – – (5156DOC070643 – 647) – – – – – – – – – – – – – – – – – – –				
(April 11-13, 1989) (5156DOC070672 – 678) EA Kohn et al., "Introducing the Intel i860 64-Bit Microprocessor," IEEE Micro, pp. 15-30 (August 1989) (5156DOC070627 – 642) EB Kohn et al., "The i860 64-Bit Supercomputing Microprocessor," AMC, pp. 450-56 (1989) (51056DOC000330 – 336) EC Margulis, "i860 Microprocessor Architecture," Intel Corporation (1990) (51056DOC066610 – 7265 and 5156DOC070689 – 700) ED Mittal et al., "MMX Technology Architecture Overview," Intel Technology Journal Q3 '97, pp. 1-12 (1997) (5156DOC070689 – 700) EE Patel et al., "Architectural Features of the i860 – Microprocessor RISC Core and On-Chip Caches," IEEE, pp. 385-90 (1989) (5156DOC070679 – 684) EF Rhodehamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-84 (1989) (5156DOC070643 – 647)	_			
EB Kohn et al., "The i860 64-Bit Supercomputing Microprocessor," AMC, pp. 450-56 (1989) (51056DOC000330 – 336)	-			
EC Margulis, "i860 Microprocessor Architecture," Intel Corporation (1990) (51056DOC066610 – 7265 and 5156DOC0669971 – 70626) ED Mital et al., "MMX Technology Architecture Overview," Intel Technology Journal Q3 '97, pp. 1-12 (1997) (5156DOC070689 – 700) EE Patel et al., "Architectural Features of the i860 – Microprocessor RISC Core and On-Chip Caches," IEEE, pp. 385-90 (1989) (5156DOC070679 – 684) EF Rhodehamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-84 (1989) (5156DOC070643 – 647) · · · · (5156DOC070643 – 647) · · · · · (5156DOC070643 – 647) · · · · · · · (5156DOC070643 – 647) · · · · · · · · (51056DOC072095 – 101) EG Perry, "Intel's Secret is Out," IEEE Spectrum, pp. 22-28 (April 1989) (5156DOC070648 – 654) EH Si et al., "An 80 MFLOPS Floating-Point Engine in the Intel i860 Processor," IEEE, pp. 374-79 (1989) (51056DOC072095 – 101) EI i860 XP Microprocessor Data Book, Intel Corporation (May 1991) (51056DOC067266 – 427) EJ Paragon User's Guide, Intel Corporation (October 1993) (51056DOC068802 – 9097) EK N15 Micro Architecture Specification, dated April 29, 1991 (50781DOC000001 - 982) EL N15 External Architecture Specification, dated October 17, 1990 (51056DOC017511 - 551) EM N15 Product Requirements Document, dated December 14, 1990 (50781DOC001442 - 509) EN N15 Product Requirements Document, dated December 21, 1990 (50781DOC001442 - 441) EO N15 Product Implementation Plan, dated December 21, 1990 (50781DOC001794 - 851) EP N12 Performance Analysis document version 2.0, dated September 21, 1990 (51056DOC072992 – 73027) EQ Hansen, "Architecture of a Broadband Mediaprocessor," Microprocessor Forum (1995) (MU0048611 – 630)	T			
EC Margulis, "i860 Microprocessor Architecture," Intel Corporation (1990) (51056DOC066610 – 7265 and 5156DOC069971 – 70626) ED Mittal et al., "MMX Technology Architecture Overview," Intel Technology Journal Q3 '97, pp. 1-12 (1997) (5156DOC070689 – 700) EE Patel et al., "Architectural Features of the i860 – Microprocessor RISC Core and On-Chip Caches," IEEE, pp. 385-90 (1989) (5156DOC070679 – 684) EF Rhodehamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-84 (1989) (5156DOC070643 – 647) – – – – (5156DOC070643 – 647) – – – – – – – – – – – – – – – – – – –	T			
ED Mittal et al., "MMX Technology Architecture Overview," Intel Technology Journal Q3 '97, pp. 1-12 (1997) (5156DOC070689 - 700) EE Patel et al., "Architectural Features of the i860 - Microprocessor RISC Core and On-Chip Caches," IEEE, pp. 385-90 (1989) (5156DOC070679 - 684) EF Rhodehamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-84 (1989) (5156DOC070643 - 647) (5156DOC070643 - 654) EH Sit et al., "An 80 MFLOPS Floating-Point Engine in the Intel i860 Processor," IEEE, pp. 374-79 (1989) (51056DOC072095 - 101) EI i860 XP Microprocessor Data Book, Intel Corporation (May 1991) (51056DOC067266 - 427) EJ Paragon User's Guide, Intel Corporation (October 1993) (51056DOC068802 - 9097) EK N15 Micro Architecture Specification, dated April 29, 1991 (50781DOC000001 - 982) EL N15 External Architecture Specification, dated October 17, 1990 (51056DOC017511 - 551) EM N15 External Architecture Specification, dated December 14, 1990 (50781DOC001442 - 509) EN N15 Product Requirements Document, dated December 21, 1990 (50781DOC001420 - 441) EO N15 Product Implementation Plan, dated December 21, 1990 (50781DOC001420 - 441) EO N15 Product Implementation Plan, dated December 21, 1990 (50781DOC001794 - 851) EP N12 Performance Analysis document version 2.0, dated September 21, 1990 (51056DOC072992 - 73027) EQ Hansen, "Architecture of a Broadband Mediaprocessor," IEEE COMPCON 96 (February 25-29, 1996) (MU0013276 - 283 and 51057DOC001825 - 831) Moussouris et al., "Architecture of a Broadband MediaProcessor," Microprocessor Forum (1995) (MU0048611 - 630)	\top			
EE Patel et al., "Architectural Features of the i860 – Microprocessor RISC Core and On-Chip Caches," IEEE, pp. 385-90 (1989) (5156DOC070679 – 684) EF Rhodehamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-84 (1989) (5156DOC070643 – 647) (5156DOC070643 – 647)				
EF Rhodehamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-84 (1989) (5156DOC070643 - 647)	7			
EG Perry, "Intel's Secret is Out," IEEE Spectrum, pp. 22-28 (April 1989) (5156DOC070648 – 654) EH Sit et al., "An 80 MFLOPS Floating-Point Engine in the Intel i860 Processor," IEEE, pp. 374-79 (1989) (51056DOC072095 – 101) EI i860 XP Microprocessor Data Book, Intel Corporation (May 1991) (51056DOC067266 – 427) EJ Paragon User's Guide, Intel Corporation (October 1993) (51056DOC068802 – 9097) EK N15 Micro Architecture Specification, dated April 29, 1991 (50781DOC000001 - 982) EL N15 External Architecture Specification, dated October 17, 1990 (51056DOC017511 - 551) EM N15 External Architecture Specification, dated December 14, 1990 (50781DOC001442 - 509) EN N15 Product Requirements Document, dated December 21, 1990 (50781DOC001420 - 441) EO N15 Product Implementation Plan, dated December 21, 1990 (50781DOC001794 - 851) EP N12 Performance Analysis document version 2.0, dated September 21, 1990 (51056DOC072992 – 73027) EQ Hansen, "Architecture of a Broadband Mediaprocessor," IEEE COMPCON 96 (February 25-29, 1996) (MU0013276 – 283 and 51057DOC001825 - 831) ER Moussouris et al., "Architecture of a Broadband MediaProcessor," Microprocessor Forum (1995) (MU0048611 – 630)	\top			
EH Sit et al., "An 80 MFLOPS Floating-Point Engine in the Intel i860 Processor," IEEE, pp. 374-79 (1989) (51056DOC072095 - 101) E1 i860 XP Microprocessor Data Book, Intel Corporation (May 1991) (51056DOC067266 - 427) EJ Paragon User's Guide, Intel Corporation (October 1993) (51056DOC068802 - 9097) EK N15 Micro Architecture Specification, dated April 29, 1991 (50781DOC000001 - 982) EL N15 External Architecture Specification, dated October 17, 1990 (51056DOC017511 - 551) EM N15 External Architecture Specification, dated December 14, 1990 (50781DOC001442 - 509) EN N15 Product Requirements Document, dated December 21, 1990 (50781DOC001442 - 441) EO N15 Product Implementation Plan, dated December 21, 1990 (50781DOC001794 - 851) EP N12 Performance Analysis document version 2.0, dated September 21, 1990 (51056DOC072992 - 73027) EQ Hansen, "Architecture of a Broadband Mediaprocessor," IEEE COMPCON 96 (February 25-29, 1996) (MU0013276 - 283 and 51057DOC001825 - 831) ER Moussouris et al., "Architecture of a Broadband MediaProcessor," Microprocessor Forum (1995) (MU0048611 - 630)	\dashv			
EI i860 XP Microprocessor Data Book, Intel Corporation (May 1991) (51056DOC067266 - 427) EJ Paragon User's Guide, Intel Corporation (October 1993) (51056DOC068802 - 9097) EK N15 Micro Architecture Specification, dated April 29, 1991 (50781DOC000001 - 982) EL N15 External Architecture Specification, dated October 17, 1990 (51056DOC017511 - 551) EM N15 External Architecture Specification, dated December 14, 1990 (50781DOC001442 - 509) EN N15 Product Requirements Document, dated December 21, 1990 (50781DOC001420 - 441) EO N15 Product Implementation Plan, dated December 21, 1990 (50781DOC001794 - 851) EP N12 Performance Analysis document version 2.0, dated September 21, 1990 (51056DOC072992 - 73027) EQ Hansen, "Architecture of a Broadband Mediaprocessor," IEEE COMPCON 96 (February 25-29, 1996) (MU0013276 - 283 and 51057DOC001825 - 831) ER Moussouris et al., "Architecture of a Broadband MediaProcessor," Microprocessor Forum (1995) (MU0048611 - 630)	7			
EJ Paragon User's Guide, Intel Corporation (October 1993) (51056DOC068802 – 9097) EK N15 Micro Architecture Specification, dated April 29, 1991 (50781DOC000001 - 982) EL N15 External Architecture Specification, dated October 17, 1990 (51056DOC017511 - 551) EM N15 External Architecture Specification, dated December 14, 1990 (50781DOC001442 - 509) EN N15 Product Requirements Document, dated December 21, 1990 (50781DOC001420 - 441) EO N15 Product Implementation Plan, dated December 21, 1990 (50781DOC001794 - 851) EP N12 Performance Analysis document version 2.0, dated September 21, 1990 (51056DOC072992 - 73027) EQ Hansen, "Architecture of a Broadband Mediaprocessor," IEEE COMPCON 96 (February 25-29, 1996) (MU0013276 - 283 and 51057DOC001825 - 831) ER Moussouris et al., "Architecture of a Broadband MediaProcessor," Microprocessor Forum (1995) (MU0048611 - 630)	\dashv			
EL N15 External Architecture Specification, dated October 17, 1990 (51056DOC017511 - 551) EM N15 External Architecture Specification, dated December 14, 1990 (50781DOC001442 - 509) EN N15 Product Requirements Document, dated December 21, 1990 (50781DOC001420 - 441) EO N15 Product Implementation Plan, dated December 21, 1990 (50781DOC001794 - 851) EP N12 Performance Analysis document version 2.0, dated September 21, 1990 (51056DOC072992 - 73027) EQ Hansen, "Architecture of a Broadband Mediaprocessor," IEEE COMPCON 96 (February 25-29, 1996) (MU0013276 - 283 and 51057DOC001825 - 831) ER Moussouris et al., "Architecture of a Broadband MediaProcessor," Microprocessor Forum (1995) (MU0048611 - 630)	\dashv			
EM N15 External Architecture Specification, dated December 14, 1990 (50781DOC001442 - 509) EN N15 Product Requirements Document, dated December 21, 1990 (50781DOC001420 - 441) EO N15 Product Implementation Plan, dated December 21, 1990 (50781DOC001794 - 851) EP N12 Performance Analysis document version 2.0, dated September 21, 1990 (51056DOC072992 - 73027) EQ Hansen, "Architecture of a Broadband Mediaprocessor," IEEE COMPCON 96 (February 25-29, 1996) (MU0013276 - 283 and 51057DOC001825 - 831) ER Moussouris et al., "Architecture of a Broadband MediaProcessor," Microprocessor Forum (1995) (MU0048611 - 630)	7			
EN N15 Product Requirements Document, dated December 21, 1990 (50781DOC001420 - 441) EO N15 Product Implementation Plan, dated December 21, 1990 (50781DOC001794 - 851) EP N12 Performance Analysis document version 2.0, dated September 21, 1990 (51056DOC072992 - 73027) EQ Hansen, "Architecture of a Broadband Mediaprocessor," IEEE COMPCON 96 (February 25-29, 1996) (MU0013276 - 283 and 51057DOC001825 - 831) ER Moussouris et al., "Architecture of a Broadband MediaProcessor," Microprocessor Forum (1995) (MU0048611 - 630)	ヿ			
EO N15 Product Implementation Plan, dated December 21, 1990 (50781DOC001794 - 851) EP N12 Performance Analysis document version 2.0, dated September 21, 1990 (51056DOC072992 - 73027) EQ Hansen, "Architecture of a Broadband Mediaprocessor," IEEE COMPCON 96 (February 25-29, 1996) (MU0013276 - 283 and 51057DOC001825 - 831) ER Moussouris et al., "Architecture of a Broadband MediaProcessor," Microprocessor Forum (1995) (MU0048611 - 630)	T			
EP N12 Performance Analysis document version 2.0, dated September 21, 1990 (51056DOC072992 - 73027) EQ Hansen, "Architecture of a Broadband Mediaprocessor," IEEE COMPCON 96 (February 25-29, 1996) (MU0013276 - 283 and 51057DOC001825 - 831) ER Moussouris et al., "Architecture of a Broadband MediaProcessor," Microprocessor Forum (1995) (MU0048611 - 630)				
EQ Hansen, "Architecture of a Broadband Mediaprocessor," IEEE COMPCON 96 (February 25-29, 1996) (MU0013276 - 283 and 51057DOC001825 - 831) ER Moussouris et al., "Architecture of a Broadband MediaProcessor," Microprocessor Forum (1995) (MU0048611 - 630)	丁			
(MU0013276 - 283 and 51057DOC001825 - 831) ER Moussouris et al., "Architecture of a Broadband Media Processor," Microprocessor Forum (1995) (MU0048611 - 630)	\Box			
ER Moussouris et al., "Architecture of a Broadband Media Processor," Microprocessor Forum (1995) (MU0048611 – 630)	T			
xaminer P - Dated - /				
	_			

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not *EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. I Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2 Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control

number.

				Complete if Known		
Substitute for form 1449B/PTO		Application Number	10/716,561			
INFORMATION DISCLOSURE			CLOSURE	Filing Date	November 20, 2003	
STATEMENT BY APPLICANT		First Named Inventor	Craig C. HANSEN, et al.			
				Group Art Unit	2183	
(use as many sheets as necessary)		Examiner Name	CHAN, EDDIE P			
Sheet	7	of	10	Attorney Docket Number	43876-151	

		OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS); title of the article (when appropriate) title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), publisher, city and/or country where published.	T ²
٤(٠	ES	Arnould et al., "The Design of Nectar: A Network Backplane for Heterogeneous Multicomputers," ACM (1989) (51056DOC020947 – 958)	
	ET	Bell, "Ultracomputers: A Teraflop Before Its Time," Communications of the ACM, (August 1992) pp. 27-47 (51056DOC020903 - 923)	
	EU	Broomell et al., "Classification Categories and Historical Development of Circuit Switching Topologies," Computing Surveys, Vol. 15, No. 2, pp 95-133 (June 1983) (51056DOC003002 – 040)	
	EV	Culler et al., "Analysis of Multithreaded Microprocessors Under Multiprogramming," Report No. UCB/CSD 92/687 (May 1992) (51056DOC069283 – 300)	
	EW	Donovan et al., "Pixel Processing in a Memory Controller," IEEE Computer Graphics and Applications, pp. 51-61 (January 1995) (51056DOC059635 - 645)	
	EX	Fields, "Hunting for Wasted Computing Power: New Software for Computing Networks Puts Idle PC's to Work," Univ. of Wisconsin-Madison, http://www.cs.wisc.edu/condor/doc/WiscIdea.html (1993) (51056DOC068704 – 711)	
	EY	Geist, "Ciuster Computing: The Wave of the Future?," Oak Ridge National Laboratory, 84OR21400 (May 30, 1994) (51056DOC020924 - 929)	-
	EZ	Ghafoor, "Systolic Architecture for Finite Field Exponentiation," IEEE Proceedings, Vol. 136 (November 1989) (51056DOC071700 - 705)	
	FA	Giloi, "Parallel Programming Models and their Interdependence with Parallel Architectures," IEEE Proceedings (September 1993) (51056DOC071792 - 801)	
	FB	Hwang et al., "Parallel Processing for Supercomputers and Artificial Intelligence," (1993) (51056DOC059663 - 673)	
	FC	Hwang, "Advanced Computer Architecture: Parallelism, Scalability, Programmability," (1993) (51056DOC059656 - 662)	
	FD	Hwang, "Computer Architecture and Parallel Processing," McGraw Hill (1984) (51056DOC070166 - 1028)	-
	FE	Iwaki, "Architecture of a High Speed Reed-Solomon Decoder," IEEE Consumer Electronics (January 1994) (51056DOC071687 - 694)	-
	FF	Jain et al., "Square-Root, Reciprocal, SINE/COSINE, ARCTANGENT Cell for Signal and Image Processing," IEEE ICASSP '94, pp. 11-521 – 11-524 (April 1994) (51056DOC003070 – 073)	
	FG	Laudon et al., "Architectural and Implementation Tradeoffs in the Design of Multiple-Context Processors," Technical Report: CSL-TR-92-523 (May 1992) (51056DOC069301 – 327)	
	FH	Lawrie, "Access and Alignment of Data in an Array Processor," IEEE Transactions on Computers, Vol. C-24, No. 12, pp. 99-109 (December 1975) (51056DOC002932 – 942)	
	FI	Le-Ngoc, "A Gate-Array-Based Programmable Reed-Solomon Codec: Structure-Implementation-Applications," IEEE Military Communications (1990) (51056DOC071695 - 699)	
	FJ	Litzkow et al., "Condor - A Hunter of Idle Workstations," IEEE (1988) (51056DOC068712 - 719)	<u> </u>
	FK	Markstein, "Computation of Elementary Functions on the IBM RISC System/6000 Processor," IBM J. Res. Develop., Vol. 34, No. 1, pp 111-19 (January 1990) (51056DOC059620 - 628)	
EC,	FL	Nienhaus, "A Fast Square Rooter Combining Algorithmic and Table Lookup Techniques," IEEE Proceedings Southeastcon, pp. 1103-05 (1989) (51056DOC061469 - 471)	
CC.	FM	Renwick, "Building a Practical HIPPI LAN," IEEE, pp. 355-60 (1992) (51056DOC020937 - 942)	

7 3/06	Examiner Signature Eus C	Dated Considered	3/3	106	
--------	-----------------------------	---------------------	-----	-----	--

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. I Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control

umber.				Complete if Known		
Substitute for form 1449B/PTO		Application Number	10/716,561			
INFORMATION DISCLOSURE		Filing Date	November 20, 2003			
STATEMENT BY APPLICANT		First Named Inventor	Craig C. HANSEN, et al.			
			•	Group Art Unit	2183	
(use as many sheets as necessary)		Examiner Name	CHAN, EDDIE P			
Sheet	8	of	10	Attorney Docket Number	43876-151	

		OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS	_
Examiner Initials*	Cite No.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate) title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), publisher, city and/or country where published.	T²
{(·	FN	Rohrbacher et al., "Image Processing with the Staran Parallel Computer," IEEE Computer, Vol. 10, No. 8, pp. 54-59 (August 1977) (reprinted version pp. 119-124) (51056DOC002943 – 948)	
1	FO	Ryne, "Advanced Computers and Simulation," IEEE, pp. 3229-33 (1993) (51056DOC020883 - 887)	
	FP	Siegel, "Interconnection Networks for SIMD Machines," IEEE Computer, Vol. 12, No. 6 (June 1979) (reprinted version pp. 110 118) (51056DOC002949 – 957)	
	FQ	Singh et al., "A Programmable HIPPI Interface for a Graphics Supercomputer," ACM (1993) (51056DOC020888 - 896)	
	FR	Smith, "Cache Memories," Computing Surveys, Vol. 14, No. 3 (September 1982) (51056DOC071586 - 643)	
	FS	Tenbrink et al., "HIPPI: The First Standard for High-Performance Networking," Los Alamos Science (1994) (51056DOC020943 – 946)	
\top	FT	Tolmie, "Gigabit LAN Issues: HIPPI, Fibre Channel, or ATM," Los Alamos National Laboratory Report No. LA-UR 94-3994 (1994) (51056DOC046599 – 609)	
	FU	Tolmie, "HIPPI: It's Not Just for Supercomputers Anymore," Data Communications (May 8, 1995) (51056DOC071802 - 809)	
	FV	Toyokura et al., "A Video DSP with a Macroblock-Level-Pipeline and a SIMD Type Vector-Pipelined Architecture for MPEG2 CODEC," ISSCC94, Section 4, Video and Communications Signal Processors, Paper WP 4.5, pp. 74-75 (1994) (51056DOC003659 – 660)	
	FW	Tullsen et al., "Simultaneous Multithreading: Maximizing On-Chip Parallelism," Proceedings of the 22nd Annual International Symposium on Computer Architecture (June 1995) (51056DOC071434 – 443)	
	FX	Turcotte, "A Survey of Software Environments for Exploiting Networked Computing Resources," Engineering Research Center for Computational Field Simulation (June 11, 1993) (51056DOC069098 – 256)	
	FY	Vetter et al., "Network Supercomputing: Connecting Cray Supercomputers with a HIPPI Network Provides Impressively High Execution Rates," IEEE Network (May 1992) (51056DOC020930 – 936)	
	FZ	Wang, "Bit-Level Systolic Array for Fast Exponentiation in GF(2m)," IEEE Transactions on Computers, Vol. 43, No. 7, pp. 838-41 (July 1994) (51056DOC059407 – 410)	-
	GA	Ware et al., "64 Bit Monolithic Floating Point Processors," IEEE Journal of Solid-State Circuits, Vol. Sc-17, No. 5 (October 1982) (51056DOC059646 - 655)	
	GB	"Bit Manipulator," IBM Technical Disclosure Bulletin, pp. 1575-76 (November 1974) (51056DOC010205 - 206)	\prod
	GC	Finney et al., "Using a Common Barrel Shifter for Operand Normalization, Operand Alignment and Operand Unpack and Pack in Floating Point," IBM Technical Disclosure Bulletin, pp. 699-701 (July 1986) (51056DOC010207 - 209)	
	GD	Data General AViiON AV500, 550, 4500 and 5500 Servers	1_
	GE	Jovanovic et al., "Computational Science: Advances Through Collaboration," San Diego Supercomputer Center Science Report (1993) (51056DOC068769 - 779)	
	GF	High Performance Computing and Communications: Toward a National Information Infrastructure, National Science Foundation (NSF) (1994) (51056DOC068791 - 801)	
	GG	National Coordination Office for High Performance Computing and Communications, "High Performance Computing and Communications: Foundation for America's Information Future" (1996) (51056DOC072102 – 243)	
EC	GH	Wilson, "The History of the Development of Parallel Computing," http://ei.cs.vt.edu/~history/Parallel.html (51056DOC068720 - 757)	

Examiner Signature Lui M	Dated Considered	3/3/06	
--------------------------	---------------------	--------	--

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. I Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control

Complete if Known Substitute for form 1449B/PTO **Application Number** 10/716,561 INFORMATION DISCLOSURE Filing Date November 20, 2003 First Named Inventor Craig C. HANSEN, et al. STATEMENT BY APPLICANT Group Art Unit 2183 (use as many sheets as necessary) CHAN, EDDIE P **Examiner Name** 43876-151 10 Attorney Docket Number Sheet

		OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate) title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), publisher, city and/or country where published.	T²
وک	GI	IEEE Standard 754 (ANSI/IEEE Std. 754-1985) (51056DOC019304 - 323)	
		Original Complaint for Patent Infringement, MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/Wa/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed March 26, 2004	
	GJ	Amended Complaint for Patent Infringement, MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/Wa/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed April 20, 2004	
	GK	Expert Witness Report of Richard A. Killworth, Esq., MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/kla/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed September 12, 2005	
	GL	Declaration and Expert Witness Report of Ray Mercer Regarding Written Description and Enablement Issues, MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/l/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed September 12, 2005	
	GM	Corrected Expert Report of Dr. Stephen B. Wicker Regarding Invalidity of U.S. Patent Nos. 5,742,840; 5,794,060; 5,764,061; 5,809,321; 6,584,482; 6,643,765; 6,725,356 and Exhibits A-l; MicroUnity Systems Engineering. Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed October 6, 2005	
	GN	Defendants Intel and Dell's Invalidity Contentions with Exhibits A-G; MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed September 19, 2005	
	GO	Defendants Dell Inc. and Intel Corporation's Identification of Prior Art Pursuant to 35 USC §282; MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed October 7, 2005	
	GP	Request for Inter Partes Reexamination Under 35 USC §§ 311-318 of U.S. Patent No. 6,725,356 filed on June 28, 2005	.,-•
,	GQ	Deposition of Larry Mennemeier on September 22, 2005 and Exhibit 501; MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division	
	GR	Deposition of Leslie Kohn on September 22, 2005; MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division	
	GS	Intel Article, "Intel Announces Record Revenue of 9.96 Billion", October 18, 2005	
	GT	The New York Times Article, "Intel Posts 5% Profit Increase on Demand for Notebook Chips", October 19, 2005	
	GU	USA Today Article, "Intel's Revenue Grew 18% In Robust Quarter for Tech". October 19, 2005	
	GV	The Wall Street Journal Article, "Intel Says Chip Demand May Slow", October 19, 2005	
Q-	GW	The New York Times Article, "Intel Settlement Revives A Fading Chip Designer", October 20, 2005	

			<u> </u>
Examiner	e. Pl	Dated	1/2/2/
Signature	au m	Considered	2/3/0 0

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant: 1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application from to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

INFO	INFORMATION DISCLOSURE CITATION IN AN APPLICATION			ATTY. DOCKET NO. 043876-0151		SERIAL NO 10/716,5								
					APPLICANT Craig HANSEN, et al.									
(PTO-1449)				FILING DATE November 20, 2	2003	GROUP 2183								
			U	J.S. PATENT	DOCUMENTS									
EXAMINER'S INITIALS				Name of Patentee or Applicant of Cited Pages, Columns, Lines, Wh Relevant Passages or Relev Figures Appear		es or Relevant								
હ (Α	US	6,643,765	11-04-2003	Hansen et al.									
۹.(-	В	US	6,725,356	04-20-2004	Hansen et al.									
		US			.									
		US												
		ÜS		<u> </u>			·							
	-	US			 									
		us												
		υs												
		US												
		US				-								
		US			·									
		US			 									
		US		FOREIGN PAT	L ENT DOCUMENTS									
EXAMINER'S		Fo	reign Patent Document	Publication Date	Name of Patentee or	Pages, Co	lumns, Lines	Tra	anslation					
INITIALS	CITE NO.		intry Codes_Number 4_Kind Codes (if known)	MM-DD-YYYY	Applicant of Cited Document	Pages, Columns, Lines Where Relevant Figures Appear		Yes	No					
		ļ				•								
		<u> </u>					• • • • • • • • • • • • • • • • • • • •							
			· · · · · · · · · · · · · · · · · · ·											
1	-	 												
		l												
					, Title, Date, Pertinent Pages, E									
EXAMINER'S INITIALS	CITE NO.	inclu journ publi:	al, serial, symposium, cata	CAPITAL LETTERS) alog, etc.), date, page	, title of the article (when approp e(s), volume-issue number(s), p	oriate), title o ublisher, city	of the item (boo and/or counti	ok, magazine ry where	9.					
CC-	С				ves a Fading Chip Designer," Th		•							
-C.(.	D		Intel Press Release	, "Intel Announces R	ecord Revenue of \$9.96 Billion,	" Santa Clar	a, CA, 10-18-	2005						
Enj	Co		AMINER		3/3/06	DATE CONS	SIDERED		Eur Commer 3/3/06 Date considered					

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 809. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

INFO	INFORMATION DISCLOSURE CITATION IN AN APPLICATION			ATTY. DOCKET NO. 43876-151	c	ERIAL NO continuation 10/43	tin fA	pplicati n	
	A	PPI	LICATION						
					APPLICANT Craig HANSEN, et	al.		-	
	(PTO 1440)			FILING DATE	G	ROUP			
		(r)	ΓO-1449)		November 20, 200	_	o be ass	igned	
	9 Quite :	1.1	32	U.S. PATEN	T'DOCUMENTS			- 54	· N
. 30	<u> </u>	Gr.				er dijih waji			<u> 1 </u>
EXAMINER'S INITIALS	CITE NO.	Nun	Doument Number nber-Kind Code2 (a known)	Publication Date MM-DD-YYYY	Name of Patentee or Appli Document	icant of Cited			Lines, Where es or Relevant oppear
6(.	 	US	4,876,660	10/24/89	Owen et al.				
ı		US	4,956,801	09/11/90	Priem et al.			·····	
	1	US	4,969,118	11/06/90	Montoye et al.				
	1	US	5,032,865	07/16/91	Schlunt				
		US	5,408,581	04/18/95	Suzuki et al.				
		US	5,500,811	03/19/96	Corry				
		US	5,557,724	9/17/1996	Sampat et al.				
		US	5,588,152	12/24/1996	Dapp et al.				
		US	5,640,543	6/17/1997	Farrell et al.				
		US	5,757,432	5/26/1998	Dulong et al.				
		US	5,802,336	9/1/1998	Peleg et al.				
		US	5,809,292	9/15/1998	Wilkinson et al.				
		US	5,818,739	10/6/1998	Peleg et al.				
ζζ,		US	5,825,677	10/20/1998	Agarwal et al.				
11 Mg 3 Mg 1	3 50			FOREIGN PAT	ENT DOCUMENTS (*)	總元, 秦致	100 00		20 TH T
EXAMINER'S INITIALS	CITE NO.		oreign Patent Document untry Codes -Number «-Kind Codes (if known)	Publication Date MYY	Name of Patentee or Applicant of Cited Document	Pages, Coli	ımns, Lines Relevant		anslation
E.C	 	EP (0474246 A2	9/6/1991		<u> </u>		100	140
63.			0654733 A1	7/5/1994		 			
	 	┢						 	
	Î .	\vdash						-	
	 	-				-			-
(中)	Control	35 K. 1	OTHER A	RT (Including Author	Title, Date, Pertinent Pages, E	tc.)	. No. 15	1864 A	<u> </u>
EXAMINER'S INITIALS	CITE	Inclu jourr	ide name of the author (in hal, serial, symposium, cata	CAPITAL LETTERS), title of the article (when apprope(s), volume-issue number(s), p	priate) title of	the item (bo	ok manazine	э,
	NO.	Publi	ished.						
٤٤	1	L. Ko	ohn et al. "The Visual Instri	uction Set (VIS) in UI	traSPARC* IEEE. 1995. 462-46	9.			
		D. S			Seismic Processing* (Nov - De		uary - March	1998. 15th	
		R. Lee. "Accelerating Multimedia with Enhanced Microprocessors" IEEE Micro. April 1995. 22-32.							
		N. Margulis. *1860 Microprocessor Architecture* 1990. 8-10, 171-175, 182-183.							
A. Levinthal et al. "Parallel Computers for Graphics Applications" 1987. 193-198.									
Eric	Col	EX	AMINER		3/3/06	DATE CONS	IDERED	<u>-</u>	·

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered.

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not confinded copy of this form with next communication to applicant.

Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 120 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS.

INFO	INFORMATION DISCLOSURE CITATION IN AN APPLICATION			ATTY. DOCKET NO. 43876-151		SERIAL CONTINUENCE No. 10/4	uati n f	Applicati n	
					APPLICANT Craig HANSEN, et	al.			
(PTO-1449)				FILING DATE November 20, 200	3	GROUP To be a	GROUP To be assigned		
U.S. PATENT				NT DOCUMENTS	Š	- 1	. Š		
EXAMINER'S INITIALS	CITE NO.	Docmen Number Publication Date Number-Kind Code2 (2 Income) MM-DD-YYYY			· · · · · · · · · · · · · · · · · · ·				
€(•		US	5,835,782	11/10/1998	Lin et al.				
		US	5,886,732	3/23/1999	Humpleman				
		US	5,922,066	7/13/1999	Cho et al.				
		US	5,983,257	11/9/1999	Dulong et al.				
		US	6,016,538	1/18/2000	Guttag et al.				
		US	6,092,094	7/18/2000	Ireton				
		US	6,401,194 B1	6/4/2002	Nguyen et al.				
		US	4,025,772	5/24/1977	Constant				
		US	4,489,393	12/18/1984	Kawahara, et al.				
		UŞ	4,701,875	10/20/1987	Konishi et al.				
			4,727,505	2/23/1988	Konishi et al.				
		US	4,893,267	1/9/1990	Alsup et al.				
		US	4,975,868	12/4/1990	Freerksen				
٤(٠	<u> </u>	US	5,157,388	10/20/1992	Kohn				-
<u> </u>	Salah Sala				ATENT DOCUMENTS	ري فرغي د د الطام	S.J.	. 4	ik. 19 dia
EXAMINER'S INITIALS	CITE NO.		reign Patent Document intry Codes -Number 4-Kind Codes (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Whe	Columns, Lin re Relevant res Appear	es T	ranslation No
							·······	163	100
									
				i					
						 			<u> </u>
_									1
EXAMINER'S INITIALS	CITE NO.	Journ	de name of the author (in al, serial, symposium, cata shed.	CAPITAL LETTER alog, etc.), date, p	(S), title of the article (when appro age(s), volume-issue number(s), p	priate), of t ublisher, c	the item (boo ity and/or co	k, magazine, untry where	
E.C.		K. Di	efendorff et al. "Organizati	on of the Motorola	88110 Superscalar RISC Micropi	ocessor* I	EEE Micro. A	pril 1992. 40-4	33.
K. Diefendorff et al. "Organization of the Motorola 88110 Superscalar RISC Microprocessor" IEEE Micro. April 1992. 40-63. L. Gwennap. "IBM Regains Performance Lead with Power2" Microprocessor Report. October 4, 1993. Vol. 7. No. 13. 1,6-10.				-10.					
وک		L. Gv	vennap. *IBM Creates Pov	ver PC Processors	for AS/400" Microprocessor Rep	ort. July 31	, 1995. 15-10	6.	
		EX	AMINER			DATE CO	NSIDERED		

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered.

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not confindude copy of this form with next communication to applicant.

Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 120 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS.

INFORMATION DISCLOSURE CITATION IN AN APPLICATION			ATTY. DOCKET NO. 43876-151	0	ERIAL NO ntinuat	ion of A	pplication		
					APPLICANT Craig HANSEN, et	al.			
(PTO-1449)			FILING DATE November 20, 2003		ROUP o be ass	igned			
	g. 1			U.S. PATENT	DOCUMENTS	· .		. :	
EXAMINER'S INITIALS	CITE NO.		Dournent Number nber-Kind Code2 (7 known)	Publication Date MM-DD-YYYY	Name of Patentee or Appli Document	cant of Cited	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear		, Lines, Where es or Relevant
c.(,		US	5,201,056	4/6/1993	Daniel et al.		+		
1		US	5,268,855	12/7/1993	Mason et al.		+		
		US	5,268,995	12/7/1993	Diefendorff et al.		_	_	
		US	5,423,051	6/6/1995	Fuller et al.		-	-	
		us	5,426,600	6/20/1995	Nakagawa et al.				
		US	5,592,405	1/7/1997	Gove et al.		+		
		US	5,642,306	6/24/1997	Mennemeier et al.				47
		US	5,666,298	9/9/1997	Peleg et al.		+		
		US	5,669,010	9/16/1997	Duluk, Jr.	•			
		US	5,673,407	9/30/1997	Poland et al.		_		
		us	5,675,526	10/7/0997	Peleg et al.		_		
68.		US	5,680,338	10/21/1997	Agarwal et al.				
		US							
		US						 ,	
できた。 (特別) (日本)	Land	- 3		FOREIGN PATE	ENT DOCUMENTS	() 13 () ()	1480 S	F - 1 - 1800	4 (4 (4 (4 (4 (4 (4 (4 (4 (4 (
EXAMINER'S INITIALS	CITE NO.	Fo	oreign Patent Document untry Codes -Number « -Kind Codes (if known)	Publication Date MYY	Name of Patentee or Applicant of Cited Document	Pages, Coli Where I	umns, Lines Relevant Appear	Yes	anslation
								res	No
			-						
				<u> </u>					
	g gly	1 100	OTHER A	BT: (Including Author	Title, Date, Pertinent Pages, Et	(64 or 2.5)	1900 N		- 12, 1975 Tat 1970 a 1970
EXAMINER'S	1 4,482				title of the article (when approp			acazine	一
INITIALS	CITE NO.	journ	nal, serial, symposium, cat ished.	alog, etc.), date, page	(s), volume-issue number(s), pu	ublisher, city	and/or countr	y where	
Eu	ie Cr	EX	AMINER .		3/3/06	DATE CONS	IDERED		

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered.

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not confunctude copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 120 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS.

SHEET 1 OF 1

(Suppl.)I	(Suppl.)INFORMATION DISCLOSURE CITATION IN AN APPLICATION			ATTY. DOCKET NO. 43876-151		SERIAL N C ntinu 10/436,3	ati n fS	erial N .	
					APPLICANT Craig HANSEN, et	APPLICANT Craig HANSEN, et al.			
(PTO-1449)				FILING DATE November 20, 200	3	GROUP To be as	ssigned		
6				U.S. PATENT	DOCUMENTS				
EXAMINER'S INITIALS	CITE NO.		Document Number ber-Kind Code2 (# known)	Publication Date MM-DD-YYYY	e Name of Patentee or Applicant of Cited Pages, Colin Relevant Pages			, Lines, Where es or Relevant	
ζζ.		US	4,814,976	3/21/1989	Craig C. Hansen,	et al			
		US	5,996,057	11/30/1999	Hunter L. Scales, II	l, et al			
	L	US	6,041,404	3/21/2000	Patrice Roussel,				
	<u> </u>	US	6,052,769	4/18/2000	Thomas R. Huff,	_		•	
		US	6,173,393 81	1/9/2001	Salvador Palanca,				
EC	 	US	6,275,834 B1	8/14/2001	Derrick Chu Lin, e	et al			
	1	US		ļ					
<u>-</u>		US							
 	 	US						· · · · · · · · · · · · · · · · · · ·	-
	 	US		 	 		 		
	 	US		 	 				
	 	US	<u> </u>	 					
		US	·	 					
可能 · : :	1. 透嘴	100		FOREIGN PATI	ENT DOCUMENTS	die feet			a L W
EXAMINER'S			eign Patent Document	Publication Date	Name of Patentee or		Columns, Line		ranslation
INITIALS	CITE NO.	Cour	ntry Codes -Number 4 -Kind Codes (<i>if known</i>)	MM-DD-YYYY	Applicant of Cited Document	Whe	re Relevant res Appear		
		 		<u> </u>				Yes	No
		├ —		 					
	<u> </u>	├		ļ		<u> </u>			
	-	├		 					ļ
	ļ	 		 				 	
	6.1 金銀		OTHERIA	RT (Including Author	Title, Date, Rertinent Pages, E	to Your alless	1000 1000		
EXAMINER'S	P #10.1	Includ	te name of the author (in t	CAPITAL LETTERS)	title of the article (when approx	oriate) title	of the item (book magazin	<u>原名 本地の、本語画</u>
INITIALS	CITE NO.	journa publis	ai, senai, symposium, cata	alog, etc.), date, page	e(s), volume-issue number(s), p	ublisher, c	ity and/or col	intry where	5,
									
		EXA	MINER		_ / /	DATE CO	NSIDERED		
	nie	Cr	<u></u>		3/3/06		•		

SHEET 1 OF 11

INFORMATION DISCLOSURE ATTY, DOCKET NO. SERIAL NO. 10/716,561 043876-0151 CITATION IN AN APPLICATION **APPLICANT** HANSEN, C., et al. **FILING DATE GROUP** (PTO-1449) November 20, 2003 2818 U.S. PATENT DOCUMENTS **EXAMINER'S** CITE Document Number Publication Date Name of Patentee or Applicant of Cited Pages, Columns, Lines, Where MM-DD-YYYY INITIALS NO. Document Relevant Passages or Relevant Number-Kind Code2 @ km Figures Appear 4,658,349 A 05/14/1987 Gafken 07/25/1989 ÜS 4,852,098 Brechard et al. ÜS 4,875,161 10/17/1989 Lahti 08/14/1990 Wambergue US 4 949 294 08/28/1990 us 4.953.073 Moussouris et al. 09/25/1990 US 4,959,779 Weber et al US 5,113,506 05/12/1992 Moussouris et al. US 5,161,247 11/3/1992 Murakami et al. US 5,208,914 05/04/1993 Wilson et al. 07/27/1993 US 5,231,646 Health et al ÜS 5,233,690 08/03/1993 Shelock et al. υs 5.268,995 12/07/1993 Diefendorff et al. 09/13/1994 Kondo Nobukazu et al. US 5.347,643 A iis 5,412,728 a 05/03/1995 Besnard Christian et al. 07/04/1995 US 5,430,660 A John Hengeveld et al. US 5,471,628 11/28/1995 Phillips et al. US 5,515,520 05/07/1996 Hatta et al. US 5,533,185 07/02/1996 Lentz et al. US 5,590,365 12/31/1996 lde et al. 06/03/1997 υs 5,636,351 Lee US 04/21/1998 5.742.840 Hansen et al 5,778,412 A 07/07/1998 US Gafken 10/27/1998 US 5.828.869 Johnson et al. US 11/30/1999 5.996.057 Scales, III et al. US 6,453,368 B2 09/17/2002 Yamamoto US 6,657,908 B1 05/20/2003 Furuhashi FOREIGN PATENT DOCUMENTS **EXAMINER'S** Foreign Patent Document **Publication Date** Name of Patentee or Pages, Columns, Lines Translation INITIALS Applicant of Cited Document Where Relevant Country Codes-Number 4 -Kind Codes (if known) CITE MM-DD-YYYY Figures Appear Yes No NO. JP 3268024 11/28/1991 Hitachi Ltd. EP 0 468 820 A2 01/29/1992 Fujitsu Limited WO 93/01565 01/21/1993 Seiko Epson Corporation 10/19/1993 CA 1 323 451 Northern Telecom Ltd. JP 6095843 04/08/1994 IBM EP 0 651 321 A 05/03/1995 Advanced Micro Devices Inc. 05/24/1995 EP 0 654 733 A1 Hewlett-Packard JP-S60-217435 10/31/1985 Toshiba Corp. WO 97/07450 02/27/1997 Microunity Systems ፎር Engineering, Inc. **EXAMINER DATE CONSIDERED**

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

INFO	CIT	ATION DISCLOSURE FATION IN AN PPLICATION	ATTY. DOCKET NO. 043876-0151	SERIAL NO. 10/716,561				
			APPLICANT HANSEN, C., et al.					
		(PTO-1449)	FILING DATE November 20, 2003	GROUP 2818				
	I	1	ng Author, Title, Date, Pertinent Pages,					
EXAMINER'S INITIALS								
ξ(,	L-1	lde, et al., "A 320-MFLOPS CMOS Flo p. 12-21, 28 March 1993, IEEE J. OF S		r Superscalar Processors,"				
	L-2	K. Uchiyama et al., The Gmicro/500 S Micro, October 1993, p. 12-21.	uperscalar Microprocessor with	h. Branch Buffers, IEEE				
	L-3	Ruby B. Lee, Realtime MPEG Video V IEEE (1995) .	Ruby B. Lee, Realtime MPEG Video Via Software Decompression on a PA-RISC Processor, IEEE (1995).					
	L-4	Karl M. Guttag et al. "The TMS34010: An Embedded Microprocessor", IEEE June 1988, p. 186-190.						
	L-5	M. Awaga et al., "The μVP 64-bit Vector Coprocessor: A New Implementation of High- Performance Numerical Computation", IEEE Micro, Vol. 13, No. 5, October 1993, p.24-36.						
	L-6	Tom Asprey et al., "Performance Features of the PA7100 Microprocessor", IEEE Micro (June 1993), p. 22-35.						
	L-7	Gove, Robert J., "The MVP: A Highly-Compression Conf., March (1994), pp.		Chip," IEEE Data				
	L-8	Woobin Lee, et al., "Mediastation 5000 pp. 50-61.	: Integrating Video and Audio,	" IEEE Multimedia, 1994,				
	L-9	Karl, Guttag et. al "A Single-Chip Mult Graphics & Applications, November, 1		e MVP," IEEE Computer				
	L-10	TMS32OC8O (MVP) Master Processor	User's Guide, Texas Instrume	nts, March, 1995, p. 1-33.				
	L-11	TMS320C80 (MVP) Parallel Processor 1-80.	User's Guide ["PP"]; Texas In	struments March 1995, p.				
	L-12	Shipnes, Julie, "Graphics Processing wi (Spring, 1992) pp. 169-174.	th the 88110 RISC Microproce	essor," IEEE COMPCOM,				
	L-13	ILLIAC IV: Systems Characteristics an	d Programming Manual, May	1, 1972, p. 1-78.				
	L-14	N. Abel et al., ILLIAC IV Doc. No. 233, "Language Specifications for a Fortran-Like Higher Level Language for ILLIAV IV, August 28, 1970, p. 1-51.						
	L-15	ILLIAC IV Quarterly Progress Report: October, November, December 1969; Published January 15, 1970, pp. 1-15.						
څر،	L-18 N.E. Abel et al., Extensions to Fortran for Array Processing (1970) pp. 1-16.							
	in l	EXAMINER	3/3/06 DATE C	ONSIDERED				

INF	CIT	ATION DISCLOSURE ATION IN AN PPLICATION	ATTY. DOCKET NO. 043876-0151	SERIAL NO. 10/716,561			
			APPLICANT HANSEN, C., et al.				
		(PTO-1449)	FILING DATE November 20, 2003	GROUP 2818			
		OTHER ART (Included)	ding Author, Title, Date, Pertinent Pages, f	Etc.)			
EXAMINER'S INITIALS	CITE NO.	Include name of the author (in CAPITAL LETTER: journal, serial, symposium, catalog, etc.), date, pa published.	ge(s), volume-issue number(s), publisher,	city and/or country where			
٤٢.	L-17	Morris A, Knapp et al.ILLIAC IV Sys "Bulk Storage Applications in the ILL		nming Manual (1972)			
	L-18	Rohrbacher, Donald, et al., "Image Pro Computer, Vol. 10, No. 8, pp 54-59 (A					
	L-19	Siegel, Howard Jay, "Interconnection Networks for SIMD Machines," IEEE Computer, Vol. 12, No. 6, (June, 1979) (reprinted version pp 110-118).					
	L-20	Mike Chastain, et. al., "The Convex C 1988, p. 321-329.	Mike Chastain, et. al., "The Convex C240 Architecture", Conference of Supercomputing, IEEE 1988, p. 321-329.				
	L-21	Gwennap, Linley, "New PA-RISC Pro New Instructions to Eliminate Decode 16-17.	cessor Decodes MPEG Video: F r Chip," Microprocessor Report,	HP's PA-71 00LC Uses (January 24, 1994) pp.			
	L-22	Patrick Knebel et al., "HP's PA7100L0 (1993), pp. 441-447.	C: A Low-Cost Superscalar PAR	USC Processor," IEEE			
	L-23	Kurpanek et al., "PA7200: A PA-RISO Interface," EEEE (1994), pp. 375-82.	Processor with Integrated High	Performance MP Bus			
	L-24	Hewlett Packard, PA-RISC 1.1 Archite 1994, pp. 1-424.	ecture and Instruction Set Refere	ence Manual, 3rd ed. Feb.			
	L-25	Margaret Simmons, et. al "A Performa 2600, NEC SX-3, and Cray Y-MP",. 1	nce Comparison of Three Super 991 ACM, p. 150-157.	computers – Fujitsu VP-			
	L-28	Smith, J. E., "Dynamic Instruction Sch No. 7, July 1989, at 21-35 and/or the A the United States, pp. 159-173.					
	L-27	Nikhil et al., "T: A Multithreaded Mas Group Memo 325-2 (March 5, 1992),		mputation Structures			
€(-	Undy, et al., "A Low-Cost Graphics and Multimedia Workstation Chip Set," IEEE pp. 10-22 (1994).						
Ę	EXAMINER Sin Cl 3/3/06 DATE CONSIDERED						

INFO	CIT	ATION DISCLOSURE FATION IN AN PPLICATION	ATTY. DOCKET NO. 043876-0151	SERIAL NO. 10/716,561				
			APPLICANT HANSEN, C., et al.					
		(PTO-1449)	FILING DATE November 20, 2003	GROUP 2818				
		OTHER ART (Including	ng Author, Title, Date, Pertinent Pages, I	tc.)				
EXAMINER'S INITIALS	CITE NO.							
4(.	L-29	Feng, Tse-Yun, "Data Manipulating Functions in Parallel Processors and Their Implementations," IEEE Transactions on Computers, Vol. C-23, No. 3, March, 1974 (reprinted version pp. 89-98.						
	L-30	Lawrie, Duncan H., "Access and Alignron Computers, Vol. c-24, No. 12, Decer		ssor," IEEE Transactions				
	L-31		Broomell, George, et al., "Classification Categories and Historical Development of Circuit Switching Topologies," Computing Surveys, Vol. 15, No. 2, June, 1983 pp 95-133.					
	L-32	Jain, Vijay, K., "Square-Root, Reciprocal, SINE/COSINE, ARCTANGENT Cell for Signal and Image Processing," IEEEICASSP'94 April, 1994, pp II-521 II-524.						
	L-33	Spaderna et al., "An Integrated Floating Point Vector Processor for DSP and Scientific Computing", 1989 IEEE, ICCD, October 1989 p. 8-13.						
	L-34	Gwennap, Linley, "Digital, MIPS Add Multimedia Extensions," Microdesign Resources Nov. 18, 1996 pp. 24-28.						
	L-35	Toyokura, M., "A Video DSP with a Me Pipeline Architecture for MPEG2 COD Signal Processors, Paper WP 4.5, 1994	EC," ISSCC94, Section 4, Vide					
	L-36	Ide, et al., "A 320-MFLOPS CMOS Flo Nobuhiro Ide, et. Al. IEEE Tokyo Secti						
	L-37	Papadopoulos et al., "*T: Integrated Bu 824- and p. 625-63.5	ilding Blocks for Parallel Comp	outing," ACM (1993) p.				
	L-38	Ruby B. Lee, "Accelerating Multimedia 1995 p. 22-32.	with Enhanced Microprocesso	ors," IEEE Micro April				
	L-39	Ruby B. Lee, "Realtime MPEG Video VIEEE (1995), pp. 186-190.	/ia Software Decompression or	a PA-RISC Processor,"				
	L-40	K. Diefendorff, M. Allen, The Motorol April 1992, p. 157-162.	a 88110 Superscalar RISC Mic	roprocessor, IEEE Micro,				
EC.	Kristen Davidson, Declaration of Kristen Davidson, p. 1 and H. Takahashi et al., A 289 MFLOPS Single Chip Vector Processing Unit, The Institute of Electronics, Information, and Communication Engineers Technical Research Report, 5/28/92, pp. 17-22.							
Eu	Eine Col Date considered							

INF	CIT	ATION DISCLOSURE FATION IN AN PPLICATION	ATTY. DOCKET NO. 043876-0151	SERIAL NO. 10/716,561			
			APPLICANT HANSEN, C., et al.				
		(PTO-1449)	FILING DATE November 20, 2003	GROUP 2818			
		OTHER ART (Inclu	ding Author, Title, Date, Pertinent Pages, E	Etc.)			
EXAMINER'S INITIALS	CITE NO.	Include name of the author (in CAPITAL LETTER journal, serial, symposium, catalog, etc.), date, papublished.					
٤٫(٠	L-42						
	L-43		Bit Manipulator," IBM Technical Disclosure Bulletin, November, 1974, pp 1576-1576 https://www.delphion.com/tdbs/tdb?order=75C+0016.				
	L-44	"Using a Common Barrel Shifter for Operand Normalization, Operand Alignment and Operand Unpack and Pack in Floating Point," IBM Technical Disclosure Bulletin, July, 1986, p. 699-701 https://www.delphion.com/tdbs/tdb?order=86A+61578.					
	L-45	Motorola MC88110 Second Generation	on RISC Microprocessor User's N	Manual (1991).			
	L-48	Berkerele, Michael J., "Overview of the 1993, p. 148-1 56.	ne START (*T) Multithreaded C	omputer" IEEE January			
	L-47	Diefendorff, et al., "Organization of the IEEE Micro April, 1992, p.39-63;	ne Motorola 88110 Superscalar R	ISC Microprocessor"			
	L-48	Barnes, et al., The ILLIAC IV Compu August 1968.	ter, IEEE Transactions on Comp	uters, vol. C-17, no. 8,			
	L-49	Ruby B. Lee et al., Real-Time Softwar 100LC Processors, Hewlett-Packard J.		timedia-Enhanced PA 7			
	L-50	Ruby B. Lee, "Realtime MPEG Video IEEE 1995, p.186-192.	Via Software Decompression or	a PA-RISC Processor,"			
	L-51	"The Multimedia Video Processor (M Applications," Robert J. Gove, IEEE I		vanced DSP			
	L-52	Convex Assembly Language Reference	e Manual, First Ed., December 1	991.			
e,(,	Convex Architecture Reference Manual (C Series), Sixth Edition, Convex Computer Corporation (April 1992).						
Çı	Circ Cil 3/3/06 DATE CONSIDERED						

INFO	CIT	ATION DISCLOSURE CATION IN AN PPLICATION	ATTY. DOCKET NO. 043876-0151	SERIAL NO. 10/716,561			
 			APPLICANT HANSEN, C., et al.				
		(PTO-1449)	FILING DATE November 20, 2003	GROUP 2818			
	Ī	OTHER ART (Includin	g Author, Title, Date, Pertinent Pages, I	itc.)			
EXAMINER'S INITIALS	CITE NO.	Include name of the author (in CAPITAL LETTERS), journal, serial, symposium, catalog, etc.), date, page published.	title of the article (when appropriate), ti (s), volume-issue number(s), publisher,	tle of the item (book, magazine, city and/or country where			
<i>ر (-</i>	L-54	Manferdelli, et al., "Signal Processing Aspects of the S-1 Multiprocessor Project," submitted to SPIE Annual International Technical Symposium, Sm Diego, Society of Photo Optical Instrumentation Engineers, July 30, 1980, p. 1-8.					
	L-55	Paul Michael Farmwald, Ph.D. "On the Design of High-Performance Digital Arithmetic Units," Thesis, August 1981, p. 1-95.					
	L-56	GsAs Supercomputer Vendors Hit Hard	GsAs Supercomputer Vendors Hit Hard,, Electronic News, 1/31/94, 1991, pp. 32.				
	L-57	Convex Adds GaAs System, Electronic	Convex Adds GaAs System, Electronic News, June 20, 1994.				
	L-58	Kevin Wadleigh et al., High-Performance FFT Algorithms for the Convex C4/XA Supercomputer, Journal of Super Computing, Vol. 9, pp. 163-78 (1995).					
	L-59	Peter Michielse, "Programming the Convex Exemplar Series SPP System, Parallel Scientific Computing, First Intl Workshop, PARA '94, June 20-23, 1994, pp. 375-82.					
	L-60	Ryne, Robert D., "Advanced Computers IEEE 1 993, p. 3229-3233.	and Simulation," Los Alamos	National Laboratory			
	L-61	Singh et al., "A Programmable HIPPI In 124-132.	terface for a Graphics Superco	mputer," ACM (1993) p.			
	L-62	Bell, Gordon, "Ultracomputers: A Teraf pp. 27-47.	lop Before its Time," Comm.'s	of the ACM Aug. 1992			
	L-63	Geist, G. A., "Cluster Computing: The V 84OR2 1400 May 30, 1994, p. 236-246.		e National Laboratory,			
	L-64	Vetter et al., "Network Supercomputing,	" IEEE Network May 1992, p.	38-44.			
	L-65	Renwick, John K." Building a Practical	HIPPI LAN," IEEE 1992, p. 33	55-360.			
	L-66	Tenbrink, et al., "HIPPI: The First Stand Science 1994 p. 1-4.	ard for High-Performance Net	working," Los Alamos			
	L-67	Armould et al., "The Design of Nectar: A Network Backplane for Heterogeneous Multicomputers," ACM 1989 p. 1-12.					
	L-68	Watkins, John, et al., "A Memory Controller with an Integrated Graphics Processor," IEEE 1993 p 324-336.					
E,C.	"Control Data 6400/6500/ 6600 Computer Systems, Instant SMM Maintenance Manual.						
	in	EXAMINER	3/3/06 DATE CO	ONSIDERED			

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered, the through citation if not in conformance and not considered, the through citation is form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

INF		ATION DISCLOSURE	ATTY. DOCKET NO. 043876-0151	SERIAL NO. 10/716,561			
		TATION IN AN	043676-0131	1077 10,301			
	Α	PPLICATION					
			APPLICANT HANSEN, C., et al.				
		(PTO-1449)	FILING DATE	GROUP			
	-,	`	November 20, 2003	2818			
EXAMINER'S	-	Include name of the author (in CAPITAL LETTERS)	, title of the article (when appropriate), ti	itle of the item (book, magazine,			
INITIALS	CITE NO.	journal, serial, symposium, catalog, etc.), date, page published.	e(s), volume-issue number(s), publisher	, city and/or country where			
۲(,	L-70	"Control Data 6400/6500/ 6600 Compu	ter Systems, SCOPE Reference	Manual, September 1966.			
	L-71	"Control Data 6400/6500/ 6600 Computer Systems, COMPASS Reference Manual, 1969.					
	L-72		Tolmie, Don, "Gigabit LAN Issues: HIPPI, Fibre Channel, or ATM?" Los Alamos National Laboratory Rep. No. LA-UR 94-3994 (1994).				
	L-73	ILLIAC IV: Systems Characteristics and	d Programming Manual, May	1, 1972.			
	L-74	1979 Annual Report: The S-1 Project V	ol. 1 Architecture 1979.				
	L-75	1979 Annual Report: The S-1 Project Vol.2 Hardware 1979.					
	L-76	S-1 Uniprocessor Architecture, April 21, 1983 (UCID 19782) See also S-1 Uniprocessor Architecture (SMA-4), Steven Cornell;					
	L-77	Broughton, et al., The S-1 Project: Top-End Computer Systems for National Security Applications, October 24, 1985.					
	L-78	Convex Data Sheet C4/XA High Performance Corporation.	mance Programming Environm	nent, Convex Computer			
	L-79	Bowers et al., "Development of a Low- System," Hewlett-Packard J. Apr. 1995		user Business Server			
	L-80	Mick Bass et al., "The PA 7100LC Mick Competitive Environment Hewlett-Pack		Design Decisions in a			
	L-81	Mick Bass, et. al. "Design Methodologi Journal April 1995 p. 23-35.	es for the PA 7100LC Micropr	ocessor", Hewlett Packard			
	L-82	Wang, Chin-Liang, "Bit-Level Systolic Transactions on Computers, Vol. 43, No.		in GF (2Am)," IEEE			
	L-83	Markstein, P.W., "Computation of Elem Processor," IBM J. Res. Develop., Vol.					
•	L-84	Donovan, Walt, et al., "Pixel Processing Applications, January, 1995 p. 51-61.	in a Memory Controller," IEE	E Computer Graphics and			
	L-85	Ware et al., 64 Bit Monolithic Floating Vol. Sc-17, No. 5, October 1982, pp. 89		Of Solid-state Circuits,			
CÇ.	Hwang, "Advanced Computer Architecture: Parallelism, Scalability, Programmability" (1 993) at 475, p. 898-907.						
	i Cu	EXAMINER	3/3/06 DATE C	ONSIDERED			

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

INFO)RM/	ATION DISCLOSURE	ATTY. DOCKET NO.	SERIAL NO.				
	CIT	TATION IN AN	043876-0151	10/716,561				
		PPLICATION						
			APPLICANT					
			HANSEN, C., et al.					
(PTO-1449)			FILING DATE	GROUP				
		(110-1442)	November 20, 2003	2818				
		1	ng Author, Title, Date, Pertinent Pages, I					
EXAMINER'S INITIALS								
€.(•	L-87	Hwang & Degroot, "Parallel Processing	for Supercomputers & Artifici	al Intelligence," 1993.				
	L-88	Nienhaus, Harry A., "A Fast Square Rooter Combining Algorithmic and Table Lookup Techniques," IEEE Proceedings Southeastcon, 1989 pp 1103-1105.						
	L-89	Eisig, David, et al., "The Design of a 64 171-178.	isig, David, et al., "The Design of a 64-Bit Integer Multiplier/Divider Unit," IEEE 1993 pp 71-178.					
	L-90	Margulis, Neal, "i860 Microprocessor A	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					
	L-91	ntel Corporation, 3860 XP Microprocessor Data Book" (May 1991).						
	L-92	Hewlett-Packard, "HP 9000 Series 700 (System)" January 1 994.	Hewlett-Packard, "HP 9000 Series 700 Workstations Technical Reference Manual Model 712 (System)" January 1 994.					
	L-93	Ruby Lee, et al., Pathlength Reduction I p. 129-135.	Ruby Lee, et al., Pathlength Reduction Features in the PA-RISC Architecture Feb. 24-28, 1992 p. 129-135.					
	L-94	Kevin Wadleigh et al., High Performand Supercomputer, Poster, Conference on S						
	L-95	Fields, Scott, "Hunting for Wasted Com Puts Idle PC's to Work," Univ. of Wisco		or Computing Networks				
	L-96	Litzkow et al., "Condor - A Hunter of Id	lle Workstations," IEEE (1 988) p. 104-111.				
	L-97	Gregory Wilson, The History of the Dev history/Parallel.html, p. 1-38.	elopment of Parallel Computing	g" http://ei.cs.vt.edu/-				
	I-98	Marsha Jovanovic and Kimberly Claffy, Collaboration" "Network Behavior" San 11 [http://www.sdsc.edu/Publications/SI	Diego Supercomputer Center					
	L-99	National Science Foundation (NSF) [ww	w.itrd.gov/pubs/blue94/section	n.4.2.html] 1994.				
	L-100	Intel Corporation, "Paragon User's Guid	e" (Oct. 1993).					
EC.	Turcotte, Louis H., "A Survey of Software Environments for Exploiting Networked Computing Resources" Engineering Research Center for Computational Field Simulation June 11, 1993, p. 1-150.							
Eric	Turcotte, Louis H., "A Survey of Software Environments for Exploiting Networked Computing Resources" Engineering Research Center for Computational Field Simulation June 11, 1993, p. 1-150. Date Considered Considered Cons							

]	NFO	CIT	ATION DISCLOSURE CATION IN AN PPLICATION	ATTY. DOCKET NO. 043876-0151	SERIAL NO. 10/716,561		
				APPLICANT HANSEN, C., et al.			
			(PTO-1449)	FILING DATE November 20, 2003	GROUP 2818		
				g Author, Title, Date, Pertinent Pages, E			
EXAMINER'S INITIALS CITE NO.			Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.				
Patterson, Barbara, "Motorola Announces First High Performance Single Board Computer Using Superscalar Chip" Motorola Computer Group, p. 1-3 [http://badabada.org/misc/mvme197_announce.txt].							
		L-103	Culler, David E., et al., "Analysis Of Multithreaded Microprocessors Under Multiprogramming", Report No. UCBICSD 921687, May 1992 p.1-17.				
	L-104 James Laudon et al., "Architectural And Implementation Tradeoffs In The Design Of Multiple-Context Processors", CSL-TR-92-523, May 1992 p. 1-24.						
	L-105 Ide, et al., "A 320-MFLOPS CMOS Floating-point Processing Unit for Superscalar Processors," 28 IEEE Custom Integrated Circuits Conference, 1992, p. 30.2.1-30.2.4.						
	L-106 High Speed DRAMs, Special Report, IEEE Spectrum, vol. 29, no. 10, October 1992.						
	L-107 Moyer, Steven A., "Access Ordering Algorithms for a Multicopy Memory," IPC-TR-92-0 1 3, December 18, 1992.						
	L-108 Moyer, Steven A., "Access Ordering and Effective Memory Bandwidth," Ph.D. dissertation, University of Virginia, April 5, 1993.						
	L-109 "Hardware Support for Dynamic Access Ordering: Performance of Some Design Options", Sally McKee, Computer Science Report No. CS-93-08, August 9, 1993.						
	L-110 McGee et al., "Design of a Processor Bus Interface ASIC for the Stream Memory Controller" p. 462-465.						
	L-111 McKee et al., "Experimental Implementation of Dynamic Access Ordering," August 1, 1993, p. 1-10.						
		L-112'	McKee et al., Increasing Memory Bandwidth for Vector Computations, Technical Report CS-93-34 August 1, 1993, p.1-18.				
		L-113	Sally A. McKee et al., "Access Order and Memory-Conscious Cache Utilization" Computer Science Report No. CS-94- 10, March 1, 1994, p.1-17.				
Ê	C_	L-114 McKee, et. al., "Bounds on Memory Bandwidth in Streamed Computations," Computer Science Report CS-95-32, March 1, 1995.					
Ein Chaminer 3/3/06 DATE CONSIDERED							

INFO)RMA	TION DISCLOSURE	ATTY. DOCKET NO.	SERIAL NO.			
	רוי	ATION IN AN	043876-0151	10/716,561			
		PPLICATION					
			APPLICANT				
			HANSEN, C., et al.				
		(PTO-1449)	FILING DATE	GROUP			
		(110-1445)	November 20, 2003	2818			
		·	g Author, Title, Date, Pertinent Pages, E				
EXAMINER'S INITIALS	CITE NO.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.					
	L-115	McKee, Sally A., "Maximizing Memory					
٤(٠		Dissertation Presented to the Faculty of the School of Engineering and Applied Science at the University of Virginia, May 1995.					
L-116 A Systematic Approach to Optimizing and Verifying Synthesized High-Speed ASICs", Trevor Landon, et. Al., Computer Science Report No. CS-95-51, December 11, 1995.							
	<u> </u>		<u> </u>				
L-117 "Control Data 6400/6500/ 6600 Computer Systems Reference Manuals" 1969 available at http://led-thelen.org/comp-hist/CDC-6600-R-M.html ("CDC 6600 Manuals").							
L-118 "Where now for Media processors?", Nick Flaherty, Electronics Times, August 24, 1998.							
George H. Barnes et al., The ILLIAC IV Computer ¹ , ¹ IEEE Trans., C-17 vol. 8, pp. 746-757, August 1968.							
	L-120 J.E. Thornton, Design of a Computer - The Control Data 6600 (1970).						
	Gerry Kane, PA-RISC 2.0 Architecture", Chp. 6 Instruction Set Overview, Prentice Hall isbn 0-13-182734-0, p. 6-1—6-26.						
	Cosoroaba, A.B., "Synchronous DRAM products revolutionize memory system design," Fujitsu Microelectronics, Southcod95 May 709 1995.						
	L-123 Intel 450KX/GX PCIset, Inetel Corporation, 1996						
Baland, Granito, Marcotte, Messina, Smith, "The IBM System 1360 Model 91: Storage System" IBM System Journal, January, 1967, pp. 54-68.							
L-125 File History of U.S. Patent Application No. 08/340,740 (filed November 16, 1994).				er 16, 1994).			
	L-128 File history of U.S. Patent Application No. 07/663,314 (filed March 1, 1991).						
	L-127	S.S. Reddi et. al. "A Conceptual Framework for Computer Architecture" Computing Surveys,. Vol. 8, No. 2, June 1976.					
E.	Yulun Wang, et al, "The 3DP: A processor Architecture for Three-Dimensional Applications, January 1992, p. 25-36.						
Prince 3/3/06 DATE CONSIDERED							

INFO		ATION DISCLOSURE FATION IN AN	ATTY. DOCKET NO. 043876-0151	SERIAL NO. 10/716,561		
	AJ	PPLICATION				
			APPLICANT HANSEN, C., et al.			
	((PTO-1449)	FILING DATE November 20, 2003	GROUP 2818		
	T	OTHER ART (Includin	ng Author, Title, Date, Pertinent Pages, E	Étc.)		
EXAMINER'S INITIALS INITIALS INCLUDE name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazi journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.						
{·(·	L-129	"IEEE Draft Standard for High-Bandwidth Memory Interface Based on SCI Signaling Technology (RamLink)", 1995, pp.1-104, IEEE.				
	L-130 Gerry Kane and Joe Heinrich, "MIPS RISC Architecture" 1992, Publisher: Prentice-Hall Inc., A Simon & Shuster Company, Upper Saddle River New Jersey.					
L-131 CATHY MAY et al. "The Power PC Architecture: A Specification For A New Family of Risc Processors" Second Edition May 1994, pp. 1—518, Morgan Kaufmann Publishers, Inc. San Francisco CA, IBM International Business Machines, Inc.						
L-132 "IEEE Standard for Scalable Coherent Interface (SCI)", Published by the Institute of and Electronics Engineers, Inc. August 2, 2003, pp. 1-248.				the Institute of Electrical		
L-133 DON TOLMIE and Don Flanagan, "HIPPI: It's Not Just for Supercomputers Anymore" Communications published May 8, 1995.						
	n SCI 1 1.25					
IEEE P1596.4-199X May 1995. L-137						
						L-139
	L-140	Saturn Architecture Specification, published April 29, 1993.				
	tion dated November 11,					
	L-142	Convex 3400 Supercomputer System Ov	rview, published July 24, 1991.			
		Giloi, Parallel Programming Models and IEEE Proceedings published September	Their Interdependence with P			
	L-144 PCT International Search Report and Written Opinion dated March 11, 2005, corresponding to PCT/US04/22126					
کورې	ponding to Application					
Qui Col EXAMINER 3/3/D4 DATE CONSIDERED						

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 809. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.